Xiang Wang 7c9540ea1d riscv: add support smp_pause / smp_resume ... See https://doc.coreboot.org/arch/riscv/ we know that we need to execute smp_pause at the start of each stage and smp_resume at the end of each stage. Change-Id: I6f8159637bfb15f54f0abeb335de2ba6e9cf82fb Signed-off-by: Xiang Wang <wxjstz@126.com> Reviewed-on: https://review.coreboot.org/29023 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Jonathan Neuschäfer <j.neuschaefer@gmx.net> Reviewed-by: Philipp Hug <philipp@hug.cx>		2018-11-05 09:03:40 +00:00
..
fu540	riscv: add support smp_pause / smp_resume	2018-11-05 09:03:40 +00:00
Kconfig