05dfe3177d
Clone entirely from Jasperlake List of changes on top off initial jasperlake clone 1. Replace "Jasperlake" with "Elkhartlake" 2. Replace "jsl" with "ehl" 3. Replace "jsp" with "mcc" 4. Rename structure based on Jasperlake with Elkhartlake 5. Clean up upd override in fsp_params.c will be added later 6. Sort #include files alphabetically as per comment 7. Remove doc details from espi.c until it is ready 8. Remove pch_isclk & camera clocks related codes 9. Add new #define NMI_STS_CNT & NMI_EN as per comment Signed-off-by: Tan, Lean Sheng <lean.sheng.tan@intel.com> Change-Id: I372b0bb5912e013445ed8df7c58d0a9ee9a7cf35 Reviewed-on: https://review.coreboot.org/c/coreboot/+/44802 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
59 lines
1.1 KiB
C
59 lines
1.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
#include <device/mmio.h>
|
|
#include <intelblocks/cfg.h>
|
|
#include <intelpch/lockdown.h>
|
|
#include <soc/pm.h>
|
|
|
|
static void pmc_lock_pmsync(void)
|
|
{
|
|
uint8_t *pmcbase;
|
|
uint32_t pmsyncreg;
|
|
|
|
pmcbase = pmc_mmio_regs();
|
|
|
|
pmsyncreg = read32(pmcbase + PMSYNC_TPR_CFG);
|
|
pmsyncreg |= PCH2CPU_TPR_CFG_LOCK;
|
|
write32(pmcbase + PMSYNC_TPR_CFG, pmsyncreg);
|
|
}
|
|
|
|
static void pmc_lock_abase(void)
|
|
{
|
|
uint8_t *pmcbase;
|
|
uint32_t reg32;
|
|
|
|
pmcbase = pmc_mmio_regs();
|
|
|
|
reg32 = read32(pmcbase + GEN_PMCON_B);
|
|
reg32 |= (SLP_STR_POL_LOCK | ACPI_BASE_LOCK);
|
|
write32(pmcbase + GEN_PMCON_B, reg32);
|
|
}
|
|
|
|
static void pmc_lock_smi(void)
|
|
{
|
|
uint8_t *pmcbase;
|
|
uint8_t reg8;
|
|
|
|
pmcbase = pmc_mmio_regs();
|
|
|
|
reg8 = read8(pmcbase + GEN_PMCON_B);
|
|
reg8 |= SMI_LOCK;
|
|
write8(pmcbase + GEN_PMCON_B, reg8);
|
|
}
|
|
|
|
static void pmc_lockdown_cfg(int chipset_lockdown)
|
|
{
|
|
/* PMSYNC */
|
|
pmc_lock_pmsync();
|
|
/* Lock down ABASE and sleep stretching policy */
|
|
pmc_lock_abase();
|
|
|
|
if (chipset_lockdown == CHIPSET_LOCKDOWN_COREBOOT)
|
|
pmc_lock_smi();
|
|
}
|
|
|
|
void soc_lockdown_config(int chipset_lockdown)
|
|
{
|
|
/* PMC lock down configuration */
|
|
pmc_lockdown_cfg(chipset_lockdown);
|
|
}
|