e88fa490a5
Calculate the top of ram from output of Fsp reserved memory range. Change-Id: I0dcc8f737c5811c9010cc4a20ea0126ab3f90f14 Signed-off-by: Lijian Zhao <lijian.zhao@intel.com> Signed-off-by: Aaron Durbin <adurbin@chromium.org> Reviewed-on: https://review.coreboot.org/20533 Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
30 lines
879 B
Makefile
30 lines
879 B
Makefile
ifeq ($(CONFIG_SOC_INTEL_CANNONLAKE),y)
|
|
|
|
subdirs-y += romstage
|
|
subdirs-y += ../../../cpu/intel/microcode
|
|
subdirs-y += ../../../cpu/x86/mtrr
|
|
subdirs-y += ../../../cpu/x86/tsc
|
|
|
|
bootblock-$(CONFIG_DRIVERS_UART_8250MEM) += uart.c
|
|
bootblock-y += bootblock/bootblock.c
|
|
bootblock-y += bootblock/cpu.c
|
|
bootblock-y += bootblock/pch.c
|
|
bootblock-y += bootblock/report_platform.c
|
|
bootblock-y += gpio.c
|
|
bootblock-y += memmap.c
|
|
|
|
romstage-y += memmap.c
|
|
romstage-y += reset.c
|
|
romstage-$(CONFIG_DRIVERS_UART_8250MEM) += uart.c
|
|
|
|
ramstage-y += cbmem.c
|
|
ramstage-$(CONFIG_PLATFORM_USES_FSP2_0) += reset.c
|
|
ramstage-$(CONFIG_DRIVERS_UART_8250MEM) += uart.c
|
|
|
|
CPPFLAGS_common += -I$(src)/soc/intel/cannonlake/include/fsp20
|
|
CPPFLAGS_common += -I$(src)/vendorcode/intel/fsp/fsp2_0/cannonlake
|
|
|
|
CPPFLAGS_common += -I$(src)/soc/intel/cannonlake
|
|
CPPFLAGS_common += -I$(src)/soc/intel/cannonlake/include
|
|
|
|
endif
|