54 lines
1.6 KiB
C
54 lines
1.6 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2005 Digital Design Corporation
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
* (at your option) any later version.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*/
|
|
|
|
/*
|
|
* sdram_mode.h: Definitions for SDRAM Mode Register and Extended Mode Register
|
|
*/
|
|
|
|
#ifndef __SDRAMMODE_H_DEFINED
|
|
#define __SDRAMMODE_H_DEFINED
|
|
|
|
// SDRAM Mode Register definitions, per JESD79D
|
|
// These are transmitted via A0-A13
|
|
|
|
// Burst length
|
|
#define SDRAM_BURST_2 (1<<0)
|
|
#define SDRAM_BURST_4 (2<<0)
|
|
#define SDRAM_BURST_8 (3<<0)
|
|
|
|
#define SDRAM_BURST_SEQUENTIAL (0<<3)
|
|
#define SDRAM_BURST_INTERLEAVED (1<<3)
|
|
|
|
#define SDRAM_CAS_2_0 (2<<4)
|
|
#define SDRAM_CAS_3_0 (3<<4) /* Optional for DDR 200-333 */
|
|
#define SDRAM_CAS_1_5 (5<<4) /* Optional */
|
|
#define SDRAM_CAS_2_5 (6<<4)
|
|
#define SDRAM_CAS_MASK (7<<4)
|
|
|
|
#define SDRAM_MODE_NORMAL (0 << 7)
|
|
#define SDRAM_MODE_TEST (1 << 7)
|
|
#define SDRAM_MODE_DLL_RESET (2 << 7)
|
|
|
|
// Extended Mode Register
|
|
|
|
#define SDRAM_EXTMODE_DLL_ENABLE (0 << 0)
|
|
#define SDRAM_EXTMODE_DLL_DISABLE (1 << 0)
|
|
|
|
#define SDRAM_EXTMODE_DRIVE_NORMAL (0 << 1)
|
|
#define SDRAM_EXTMODE_DRIVE_WEAK (1 << 1) /* Optional */
|
|
|
|
#endif // __SDRAMMODE_H_DEFINED
|