9135cb4542
While the 8250 compatible serial port driver is primarily useful on x86 systems because it works with the legacy x86 com ports, some devices which aren't x86 based have 8250 compatible UARTs as well. This change renames the CONFIG_X86_SERIAL_CONSOLE option to the more general and direct CONFIG_8250_SERIAL_CONSOLE and fixes up the dependencies so that non-x86 systems can enable the driver, although it will default to on on x86 and off otherwise. Also, the default IO port address that's added to the sysinfo structure on x86 and which is intended to be overwritten by a value in the coreboot tables is not used on ARM. That variable is adjusted so that it's more clear it's a default value, and made dependent on x86 since that's the only place its value is actually used. Change-Id: Ifeaade0e7bd76d382426e947275a9c933da4930e Signed-off-by: Gabe Black <gabeblack@google.com> Reviewed-on: https://chromium-review.googlesource.com/170834 Reviewed-by: Hung-Te Lin <hungte@chromium.org> Commit-Queue: Gabe Black <gabeblack@chromium.org> Tested-by: Gabe Black <gabeblack@chromium.org> (cherry picked from commit 9a10e39a2da3cb0bfb316c0869cf5025078e287f) Signed-off-by: Isaac Christensen <isaac.christensen@se-eng.com> Reviewed-on: http://review.coreboot.org/6655 Reviewed-by: Ronald G. Minnich <rminnich@gmail.com> Tested-by: build bot (Jenkins) Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
30 lines
922 B
C
30 lines
922 B
C
/*
|
|
* Automatically generated C config: don't edit
|
|
* libpayload version: 0.2.0
|
|
* Sat Mar 9 10:22:45 2013
|
|
*/
|
|
#define AUTOCONF_INCLUDED
|
|
#define CONFIG_LP_SPEAKER 1
|
|
#define CONFIG_LP_STORAGE 1
|
|
#define CONFIG_LP_LIBC 1
|
|
#define CONFIG_LP_CBFS 1
|
|
#define CONFIG_LP_VGA_VIDEO_CONSOLE 1
|
|
#define CONFIG_LP_SERIAL_CONSOLE 1
|
|
#define CONFIG_LP_PC_KEYBOARD 1
|
|
#define CONFIG_LP_ARCH_X86 1
|
|
#define CONFIG_LP_STORAGE_ATA 1
|
|
#define CONFIG_LP_ARCH_SPECIFIC_OPTIONS 1
|
|
#define CONFIG_LP_STORAGE_AHCI_ONLY_TESTED 1
|
|
#define CONFIG_LP_8250_SERIAL_CONSOLE 1
|
|
#define CONFIG_LP_PDCURSES 1
|
|
#define CONFIG_LP_NVRAM 1
|
|
#define CONFIG_LP_PC_KEYBOARD_LAYOUT_US 1
|
|
#define CONFIG_LP_STORAGE_AHCI 1
|
|
#define CONFIG_LP_MULTIBOOT 1
|
|
#define CONFIG_LP_SERIAL_IOBASE 0x3f8
|
|
#define CONFIG_LP_CURSES 1
|
|
#define CONFIG_LP_CBMEM_CONSOLE 1
|
|
#define CONFIG_LP_LITTLE_ENDIAN 1
|
|
#define CONFIG_LP_PCI 1
|
|
#define CONFIG_LP_STORAGE_ATAPI 1
|
|
#define CONFIG_LP_VIDEO_CONSOLE 1
|