GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity
coreboot-kgpe-d16/spd/lp5/set-1
History
Karthikeyan Ramasubramanian e1d6f5b80d util/spd_tools/spd_gen/lp5: Encode Bank Architecture 
ADL supports 8B Bank Architecture, whereas Sabrina supports either BG or
16B Bank Architectures depending on the speed. This influences SDRAM
Density and Banks, SDRAM Addressing bytes in SPD. Encode them as per the
individual SoC advisories.

BUG=b:211510456
TEST=Generate SPDs for Sabrina.

Signed-off-by: Karthikeyan Ramasubramanian <kramasub@google.com>
Change-Id: Ic854ccccb2b301e75d0f28cd36daf87fd41e07e7
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61948
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Nick Vaccaro <nvaccaro@google.com>
 		2022-02-17 21:43:29 +00:00
..
parts_spd_manifest.generated.txt
…
spd-1.hex util/spd_tools/spd_gen/lp5: Encode Bank Architecture 2022-02-17 21:43:29 +00:00
spd-2.hex util/spd_tools/spd_gen/lp5: Encode Bank Architecture 2022-02-17 21:43:29 +00:00
spd-3.hex util/spd_tools/spd_gen/lp5: Encode Bank Architecture 2022-02-17 21:43:29 +00:00
spd-empty.hex spd/lp5: Generate initial SPDs for Sabrina SoC 2022-02-10 12:50:19 +00:00