6b5bc77c9b
Stefan thinks they don't add value. Command used: sed -i -e '/file is part of /d' $(git grep "file is part of " |egrep ":( */\*.*\*/\$|#|;#|-- | *\* )" | cut -d: -f1 |grep -v crossgcc |grep -v gcov | grep -v /elf.h |grep -v nvramtool) The exceptions are for: - crossgcc (patch file) - gcov (imported from gcc) - elf.h (imported from GNU's libc) - nvramtool (more complicated header) The removed lines are: - fmt.Fprintln(f, "/* This file is part of the coreboot project. */") -# This file is part of a set of unofficial pre-commit hooks available -/* This file is part of coreboot */ -# This file is part of msrtool. -/* This file is part of msrtool. */ - * This file is part of ncurses, designed to be appended after curses.h.in -/* This file is part of pgtblgen. */ - * This file is part of the coreboot project. - /* This file is part of the coreboot project. */ -# This file is part of the coreboot project. -# This file is part of the coreboot project. -## This file is part of the coreboot project. --- This file is part of the coreboot project. -/* This file is part of the coreboot project */ -/* This file is part of the coreboot project. */ -;## This file is part of the coreboot project. -# This file is part of the coreboot project. It originated in the - * This file is part of the coreinfo project. -## This file is part of the coreinfo project. - * This file is part of the depthcharge project. -/* This file is part of the depthcharge project. */ -/* This file is part of the ectool project. */ - * This file is part of the GNU C Library. - * This file is part of the libpayload project. -## This file is part of the libpayload project. -/* This file is part of the Linux kernel. */ -## This file is part of the superiotool project. -/* This file is part of the superiotool project */ -/* This file is part of uio_usbdebug */ Change-Id: I82d872b3b337388c93d5f5bf704e9ee9e53ab3a9 Signed-off-by: Patrick Georgi <pgeorgi@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41194 Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
89 lines
2.1 KiB
C
89 lines
2.1 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
#include <acpi/acpi.h>
|
|
#include <cbmem.h>
|
|
#include <console/console.h>
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <elog.h>
|
|
#include <soc/iomap.h>
|
|
#include <soc/pm.h>
|
|
#include <stdint.h>
|
|
|
|
static void log_power_and_resets(const struct chipset_power_state *ps)
|
|
{
|
|
if (ps->gen_pmcon1 & PWR_FLR) {
|
|
elog_add_event(ELOG_TYPE_POWER_FAIL);
|
|
elog_add_event(ELOG_TYPE_PWROK_FAIL);
|
|
}
|
|
|
|
if (ps->gen_pmcon1 & SUS_PWR_FLR)
|
|
elog_add_event(ELOG_TYPE_SUS_POWER_FAIL);
|
|
|
|
if (ps->gen_pmcon1 & RPS)
|
|
elog_add_event(ELOG_TYPE_RTC_RESET);
|
|
|
|
if (ps->tco_sts & SECOND_TO_STS)
|
|
elog_add_event(ELOG_TYPE_TCO_RESET);
|
|
|
|
if (ps->pm1_sts & PRBTNOR_STS)
|
|
elog_add_event(ELOG_TYPE_POWER_BUTTON_OVERRIDE);
|
|
|
|
if (ps->gen_pmcon1 & SRS)
|
|
elog_add_event(ELOG_TYPE_RESET_BUTTON);
|
|
|
|
if (ps->gen_pmcon1 & GEN_RST_STS)
|
|
elog_add_event(ELOG_TYPE_SYSTEM_RESET);
|
|
}
|
|
|
|
static void log_wake_events(const struct chipset_power_state *ps)
|
|
{
|
|
const uint32_t pcie_wake_mask = PCIE_WAKE3_STS | PCIE_WAKE2_STS |
|
|
PCIE_WAKE1_STS | PCIE_WAKE0_STS | PCI_EXP_STS;
|
|
|
|
uint32_t gpe0_sts;
|
|
uint32_t gpio_mask;
|
|
int i;
|
|
|
|
/* Mask off disabled events. */
|
|
gpe0_sts = ps->gpe0_sts & ps->gpe0_en;
|
|
|
|
if (ps->pm1_sts & WAK_STS)
|
|
elog_add_event_byte(ELOG_TYPE_ACPI_WAKE,
|
|
acpi_is_wakeup_s3() ? ACPI_S3 : ACPI_S5);
|
|
|
|
if (ps->pm1_sts & PWRBTN_STS)
|
|
elog_add_event_wake(ELOG_WAKE_SOURCE_PWRBTN, 0);
|
|
|
|
if (ps->pm1_sts & RTC_STS)
|
|
elog_add_event_wake(ELOG_WAKE_SOURCE_RTC, 0);
|
|
|
|
if (gpe0_sts & PME_B0_EN)
|
|
elog_add_event_wake(ELOG_WAKE_SOURCE_PME_INTERNAL, 0);
|
|
|
|
if (gpe0_sts & pcie_wake_mask)
|
|
elog_add_event_wake(ELOG_WAKE_SOURCE_PCIE, 0);
|
|
|
|
gpio_mask = SUS_GPIO_STS0;
|
|
i = 0;
|
|
while (gpio_mask) {
|
|
if (gpio_mask & gpe0_sts)
|
|
elog_add_event_wake(ELOG_WAKE_SOURCE_GPIO, i);
|
|
gpio_mask <<= 1;
|
|
i++;
|
|
}
|
|
}
|
|
|
|
void southcluster_log_state(void)
|
|
{
|
|
struct chipset_power_state *ps = cbmem_find(CBMEM_ID_POWER_STATE);
|
|
|
|
if (ps == NULL) {
|
|
printk(BIOS_DEBUG,
|
|
"Not logging power state information. Power state not found in cbmem.\n");
|
|
return;
|
|
}
|
|
|
|
log_power_and_resets(ps);
|
|
log_wake_events(ps);
|
|
}
|