ed6fe2f64b
Migrate duplicated enable_vmx() method from multiple CPUs to common folder. Add common virtualization option for CPUs which support it. Note that this changes the default to enable virtualization on CPUs that support it. Change-Id: Ib110bed6c9f5508e3f867dcdc6f341fc50e501d1 Signed-off-by: Matt DeVillier <matt.devillier@gmail.com> Reviewed-on: https://review.coreboot.org/17874 Reviewed-by: Nico Huber <nico.h@gmx.de> Tested-by: build bot (Jenkins)
88 lines
2.6 KiB
Makefile
88 lines
2.6 KiB
Makefile
ifeq ($(CONFIG_SOC_INTEL_BROADWELL),y)
|
|
|
|
subdirs-y += romstage
|
|
subdirs-y += ../../../cpu/x86/lapic
|
|
subdirs-y += ../../../cpu/x86/mtrr
|
|
subdirs-y += ../../../cpu/x86/smm
|
|
subdirs-y += ../../../cpu/x86/tsc
|
|
subdirs-y += ../../../cpu/intel/microcode
|
|
subdirs-y += ../../../cpu/intel/turbo
|
|
subdirs-y += ../../../cpu/intel/common
|
|
|
|
ramstage-y += acpi.c
|
|
ramstage-y += adsp.c
|
|
ramstage-y += chip.c
|
|
ramstage-y += cpu.c
|
|
ramstage-y += cpu_info.c
|
|
smm-y += cpu_info.c
|
|
ramstage-$(CONFIG_ELOG) += elog.c
|
|
ramstage-y += finalize.c
|
|
ramstage-y += gpio.c
|
|
romstage-y += gpio.c
|
|
smm-y += gpio.c
|
|
ramstage-y += hda.c
|
|
ramstage-y += igd.c
|
|
ramstage-y += iobp.c
|
|
romstage-y += iobp.c
|
|
ramstage-y += lpc.c
|
|
ramstage-y += me.c
|
|
ramstage-y += me_status.c
|
|
romstage-y += me_status.c
|
|
ramstage-y += memmap.c
|
|
romstage-y += memmap.c
|
|
ramstage-y += minihd.c
|
|
ramstage-y += monotonic_timer.c
|
|
smm-y += monotonic_timer.c
|
|
ramstage-y += pch.c
|
|
romstage-y += pch.c
|
|
ramstage-y += pcie.c
|
|
ramstage-y += pei_data.c
|
|
romstage-y += pei_data.c
|
|
ramstage-y += pmutil.c
|
|
romstage-y += pmutil.c
|
|
smm-y += pmutil.c
|
|
ramstage-y += ramstage.c
|
|
ramstage-$(CONFIG_HAVE_REFCODE_BLOB) += refcode.c
|
|
ramstage-y += reset.c
|
|
romstage-y += reset.c
|
|
ramstage-y += sata.c
|
|
ramstage-y += serialio.c
|
|
ramstage-y += smbus.c
|
|
ramstage-y += smbus_common.c
|
|
romstage-y += smbus_common.c
|
|
ramstage-y += smi.c
|
|
smm-y += smihandler.c
|
|
ramstage-y += smmrelocate.c
|
|
ramstage-y += spi.c
|
|
smm-$(CONFIG_SPI_FLASH_SMM) += spi.c
|
|
ramstage-y += stage_cache.c
|
|
romstage-y += stage_cache.c
|
|
ramstage-y += systemagent.c
|
|
ramstage-y += tsc_freq.c
|
|
romstage-y += tsc_freq.c
|
|
smm-y += tsc_freq.c
|
|
romstage-$(CONFIG_USBDEBUG_IN_ROMSTAGE) += usb_debug.c
|
|
ramstage-$(CONFIG_USBDEBUG) += usb_debug.c
|
|
ramstage-y += ehci.c
|
|
ramstage-y += xhci.c
|
|
smm-y += xhci.c
|
|
|
|
ramstage-srcs += src/mainboard/$(MAINBOARDDIR)/hda_verb.c
|
|
|
|
cpu_microcode_bins += 3rdparty/blobs/soc/intel/broadwell/microcode.bin
|
|
|
|
CPPFLAGS_common += -Isrc/soc/intel/broadwell/include
|
|
|
|
# If an MRC file is an ELF file determine the entry address and first loadable
|
|
# section offset in the file. Subtract the offset from the entry address to
|
|
# determine the final location.
|
|
mrcelfoffset = $(shell $(READELF_x86_32) -S -W $(CONFIG_MRC_FILE) | sed -e 's/\[ /[0/' | awk '$$3 ~ /PROGBITS/ { print "0x"$$5; exit }' )
|
|
mrcelfentry = $(shell $(READELF_x86_32) -h -W $(CONFIG_MRC_FILE) | grep 'Entry point address' | awk '{print $$NF }')
|
|
|
|
# Add memory reference code blob.
|
|
cbfs-files-$(CONFIG_HAVE_MRC) += mrc.bin
|
|
mrc.bin-file := $(call strip_quotes,$(CONFIG_MRC_FILE))
|
|
mrc.bin-position := $(if $(findstring elf,$(CONFIG_MRC_FILE)),$(shell printf "0x%x" $$(( $(mrcelfentry) - $(mrcelfoffset) )) ),$(CONFIG_MRC_BIN_ADDRESS))
|
|
mrc.bin-type := mrc
|
|
|
|
endif
|