14e2277962
while others dislike them being extra commits, let's clean them up once and for all for the existing code. If it's ugly, let it only be ugly once :-) Signed-off-by: Stefan Reinauer <stepan@coresystems.de> Acked-by: Stefan Reinauer <stepan@coresystems.de> git-svn-id: svn://svn.coreboot.org/coreboot/trunk@5507 2b7e53f0-3cfb-0310-b3e9-8179ed1497e1
673 lines
28 KiB
C
673 lines
28 KiB
C
#include "linux_syscall.h"
|
|
#include "linux_console.h"
|
|
|
|
|
|
static void setup_coherent_ht_domain(void)
|
|
{
|
|
static const unsigned int register_values[] = {
|
|
#if 1
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((0) & 0x07) << 8) | ((0x40) & 0xFF)), 0xfff0f0f0, 0x00010101,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((0) & 0x07) << 8) | ((0x44) & 0xFF)), 0xfff0f0f0, 0x00010101,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((0) & 0x07) << 8) | ((0x48) & 0xFF)), 0xfff0f0f0, 0x00010101,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((0) & 0x07) << 8) | ((0x4c) & 0xFF)), 0xfff0f0f0, 0x00010101,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((0) & 0x07) << 8) | ((0x50) & 0xFF)), 0xfff0f0f0, 0x00010101,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((0) & 0x07) << 8) | ((0x54) & 0xFF)), 0xfff0f0f0, 0x00010101,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((0) & 0x07) << 8) | ((0x58) & 0xFF)), 0xfff0f0f0, 0x00010101,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((0) & 0x07) << 8) | ((0x5c) & 0xFF)), 0xfff0f0f0, 0x00010101,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((0) & 0x07) << 8) | ((0x68) & 0xFF)), 0x00800000, 0x0f00840f,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((0) & 0x07) << 8) | ((0x6C) & 0xFF)), 0xffffff8c, 0x00000000 | (1 << 6) |(1 << 5)| (1 << 4),
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((0) & 0x07) << 8) | ((0x84) & 0xFF)), 0x00009c05, 0x11110020,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((0) & 0x07) << 8) | ((0x88) & 0xFF)), 0xfffff0ff, 0x00000200,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((0) & 0x07) << 8) | ((0x94) & 0xFF)), 0xff000000, 0x00ff0000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x44) & 0xFF)), 0x0000f8f8, 0x003f0000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x4C) & 0xFF)), 0x0000f8f8, 0x00000001,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x54) & 0xFF)), 0x0000f8f8, 0x00000002,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x5C) & 0xFF)), 0x0000f8f8, 0x00000003,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x64) & 0xFF)), 0x0000f8f8, 0x00000004,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x6C) & 0xFF)), 0x0000f8f8, 0x00000005,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x74) & 0xFF)), 0x0000f8f8, 0x00000006,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x7C) & 0xFF)), 0x0000f8f8, 0x00000007,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x40) & 0xFF)), 0x0000f8fc, 0x00000003,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x48) & 0xFF)), 0x0000f8fc, 0x00400000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x50) & 0xFF)), 0x0000f8fc, 0x00400000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x58) & 0xFF)), 0x0000f8fc, 0x00400000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x60) & 0xFF)), 0x0000f8fc, 0x00400000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x68) & 0xFF)), 0x0000f8fc, 0x00400000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x70) & 0xFF)), 0x0000f8fc, 0x00400000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x78) & 0xFF)), 0x0000f8fc, 0x00400000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x84) & 0xFF)), 0x00000048, 0x00e1ff00,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x8C) & 0xFF)), 0x00000048, 0x00dfff00,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x94) & 0xFF)), 0x00000048, 0x00e3ff00,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x9C) & 0xFF)), 0x00000048, 0x00000000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xA4) & 0xFF)), 0x00000048, 0x00000000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xAC) & 0xFF)), 0x00000048, 0x00000000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xB4) & 0xFF)), 0x00000048, 0x00000b00,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xBC) & 0xFF)), 0x00000048, 0x00fe0b00,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x80) & 0xFF)), 0x000000f0, 0x00e00003,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x88) & 0xFF)), 0x000000f0, 0x00d80003,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x90) & 0xFF)), 0x000000f0, 0x00e20003,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0x98) & 0xFF)), 0x000000f0, 0x00000000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xA0) & 0xFF)), 0x000000f0, 0x00000000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xA8) & 0xFF)), 0x000000f0, 0x00000000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xB0) & 0xFF)), 0x000000f0, 0x00000a03,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xB8) & 0xFF)), 0x000000f0, 0x00400003,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xC4) & 0xFF)), 0xFE000FC8, 0x0000d000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xCC) & 0xFF)), 0xFE000FC8, 0x000ff000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xD4) & 0xFF)), 0xFE000FC8, 0x00000000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xDC) & 0xFF)), 0xFE000FC8, 0x00000000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xC0) & 0xFF)), 0xFE000FCC, 0x0000d003,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xC8) & 0xFF)), 0xFE000FCC, 0x00001013,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xD0) & 0xFF)), 0xFE000FCC, 0x00000000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xD8) & 0xFF)), 0xFE000FCC, 0x00000000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xE0) & 0xFF)), 0x0000FC88, 0xff000003,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xE4) & 0xFF)), 0x0000FC88, 0x00000000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xE8) & 0xFF)), 0x0000FC88, 0x00000000,
|
|
( (((0) & 0xFF) << 16) | (((0x18) & 0x1f) << 11) | (((1) & 0x07) << 8) | ((0xEC) & 0xFF)), 0x0000FC88, 0x00000000,
|
|
#else
|
|
#define PCI_ADDR(BUS, DEV, FN, WHERE) ( \
|
|
(((BUS) & 0xFF) << 16) | \
|
|
(((DEV) & 0x1f) << 11) | \
|
|
(((FN) & 0x07) << 8) | \
|
|
((WHERE) & 0xFF))
|
|
|
|
/* Routing Table Node i
|
|
* F0:0x40 i = 0,
|
|
* F0:0x44 i = 1,
|
|
* F0:0x48 i = 2,
|
|
* F0:0x4c i = 3,
|
|
* F0:0x50 i = 4,
|
|
* F0:0x54 i = 5,
|
|
* F0:0x58 i = 6,
|
|
* F0:0x5c i = 7
|
|
* [ 0: 3] Request Route
|
|
* [0] Route to this node
|
|
* [1] Route to Link 0
|
|
* [2] Route to Link 1
|
|
* [3] Route to Link 2
|
|
* [11: 8] Response Route
|
|
* [0] Route to this node
|
|
* [1] Route to Link 0
|
|
* [2] Route to Link 1
|
|
* [3] Route to Link 2
|
|
* [19:16] Broadcast route
|
|
* [0] Route to this node
|
|
* [1] Route to Link 0
|
|
* [2] Route to Link 1
|
|
* [3] Route to Link 2
|
|
*/
|
|
PCI_ADDR(0, 0x18, 0, 0x40), 0xfff0f0f0, 0x00010101,
|
|
PCI_ADDR(0, 0x18, 0, 0x44), 0xfff0f0f0, 0x00010101,
|
|
PCI_ADDR(0, 0x18, 0, 0x48), 0xfff0f0f0, 0x00010101,
|
|
PCI_ADDR(0, 0x18, 0, 0x4c), 0xfff0f0f0, 0x00010101,
|
|
PCI_ADDR(0, 0x18, 0, 0x50), 0xfff0f0f0, 0x00010101,
|
|
PCI_ADDR(0, 0x18, 0, 0x54), 0xfff0f0f0, 0x00010101,
|
|
PCI_ADDR(0, 0x18, 0, 0x58), 0xfff0f0f0, 0x00010101,
|
|
PCI_ADDR(0, 0x18, 0, 0x5c), 0xfff0f0f0, 0x00010101,
|
|
|
|
/* Hypetransport Transaction Control Register
|
|
* F0:0x68
|
|
* [ 0: 0] Disable read byte probe
|
|
* 0 = Probes issues
|
|
* 1 = Probes not issued
|
|
* [ 1: 1] Disable Read Doubleword probe
|
|
* 0 = Probes issued
|
|
* 1 = Probes not issued
|
|
* [ 2: 2] Disable write byte probes
|
|
* 0 = Probes issued
|
|
* 1 = Probes not issued
|
|
* [ 3: 3] Disable Write Doubleword Probes
|
|
* 0 = Probes issued
|
|
* 1 = Probes not issued.
|
|
* [ 4: 4] Disable Memroy Controller Target Start
|
|
* 0 = TgtStart packets are generated
|
|
* 1 = TgtStart packets are not generated.
|
|
* [ 5: 5] CPU1 Enable
|
|
* 0 = Second CPU disabled or not present
|
|
* 1 = Second CPU enabled.
|
|
* [ 6: 6] CPU Request PassPW
|
|
* 0 = CPU requests do not pass posted writes
|
|
* 1 = CPU requests pass posted writes.
|
|
* [ 7: 7] CPU read Respons PassPW
|
|
* 0 = CPU Responses do not pass posted writes
|
|
* 1 = CPU responses pass posted writes.
|
|
* [ 8: 8] Disable Probe Memory Cancel
|
|
* 0 = Probes may generate MemCancels
|
|
* 1 = Probes may not generate MemCancels
|
|
* [ 9: 9] Disable Remote Probe Memory Cancel.
|
|
* 0 = Probes hitting dirty blocks generate memory cancel packets
|
|
* 1 = Only probed caches on the same node as the memory controller
|
|
* generate cancel packets.
|
|
* [10:10] Disable Fill Probe
|
|
* 0 = Probes issued for cache fills
|
|
* 1 = Probes not issued for cache fills.
|
|
* [11:11] Response PassPw
|
|
* 0 = Downstream response PassPW based on original request
|
|
* 1 = Downstream response PassPW set to 1
|
|
* [12:12] Change ISOC to Ordered
|
|
* 0 = Bit 1 of coherent HT RdSz/WrSz command used for iosynchronous prioritization
|
|
* 1 = Bit 1 of coherent HT RdSz/WrSz command used for ordering.
|
|
* [14:13] Buffer Release Priority select
|
|
* 00 = 64
|
|
* 01 = 16
|
|
* 10 = 8
|
|
* 11 = 2
|
|
* [15:15] Limit Coherent HT Configuration Space Range
|
|
* 0 = No coherent HT configuration space restrictions
|
|
* 1 = Limit coherent HT configuration space based on node count
|
|
* [16:16] Local Interrupt Conversion Enable.
|
|
* 0 = ExtInt/NMI interrups unaffected.
|
|
* 1 = ExtInt/NMI broadcat interrupts converted to LINT0/1
|
|
* [17:17] APIC Extended Broadcast Enable.
|
|
* 0 = APIC broadcast is 0F
|
|
* 1 = APIC broadcast is FF
|
|
* [18:18] APIC Extended ID Enable
|
|
* 0 = APIC ID is 4 bits.
|
|
* 1 = APIC ID is 8 bits.
|
|
* [19:19] APIC Extended Spurious Vector Enable
|
|
* 0 = Lower 4 bits of spurious vector are read-only 1111
|
|
* 1 = Lower 4 bits of spurious vecotr are writeable.
|
|
* [20:20] Sequence ID Source Node Enable
|
|
* 0 = Normal operation
|
|
* 1 = Keep SeqID on routed packets for debugging.
|
|
* [22:21] Downstream non-posted request limit
|
|
* 00 = No limit
|
|
* 01 = Limited to 1
|
|
* 10 = Limited to 4
|
|
* 11 = Limited to 8
|
|
* [23:23] RESERVED
|
|
* [25:24] Medium-Priority Bypass Count
|
|
* - Maximum # of times a medium priority access can pass a low
|
|
* priority access before Medium-Priority mode is disabled for one access.
|
|
* [27:26] High-Priority Bypass Count
|
|
* - Maximum # of times a high prioirty access can pass a medium or low
|
|
* priority access before High-prioirty mode is disabled for one access.
|
|
* [28:28] Enable High Priority CPU Reads
|
|
* 0 = Cpu reads are medium prioirty
|
|
* 1 = Cpu reads are high prioirty
|
|
* [29:29] Disable Low Priority Writes
|
|
* 0 = Non-isochronous writes are low priority
|
|
* 1 = Non-isochronous writes are medium prioirty
|
|
* [30:30] Disable High Priority Isochronous writes
|
|
* 0 = Isochronous writes are high priority
|
|
* 1 = Isochronous writes are medium priority
|
|
* [31:31] Disable Medium Priority Isochronous writes
|
|
* 0 = Isochronous writes are medium are high
|
|
* 1 = With bit 30 set makes Isochrouns writes low priority.
|
|
*/
|
|
PCI_ADDR(0, 0x18, 0, 0x68), 0x00800000, 0x0f00840f,
|
|
/* HT Initialization Control Register
|
|
* F0:0x6C
|
|
* [ 0: 0] Routing Table Disable
|
|
* 0 = Packets are routed according to routing tables
|
|
* 1 = Packets are routed according to the default link field
|
|
* [ 1: 1] Request Disable (BSP should clear this)
|
|
* 0 = Request packets may be generated
|
|
* 1 = Request packets may not be generated.
|
|
* [ 3: 2] Default Link (Read-only)
|
|
* 00 = LDT0
|
|
* 01 = LDT1
|
|
* 10 = LDT2
|
|
* 11 = CPU on same node
|
|
* [ 4: 4] Cold Reset
|
|
* - Scratch bit cleared by a cold reset
|
|
* [ 5: 5] BIOS Reset Detect
|
|
* - Scratch bit cleared by a cold reset
|
|
* [ 6: 6] INIT Detect
|
|
* - Scratch bit cleared by a warm or cold reset not by an INIT
|
|
*
|
|
*/
|
|
PCI_ADDR(0, 0x18, 0, 0x6C), 0xffffff8c, 0x00000000 | (1 << 6) |(1 << 5)| (1 << 4),
|
|
/* LDTi Capabilities Registers
|
|
* F0:0x80 i = 0,
|
|
* F0:0xA0 i = 1,
|
|
* F0:0xC0 i = 2,
|
|
*/
|
|
/* LDTi Link Control Registrs
|
|
* F0:0x84 i = 0,
|
|
* F0:0xA4 i = 1,
|
|
* F0:0xC4 i = 2,
|
|
* [ 1: 1] CRC Flood Enable
|
|
* 0 = Do not generate sync packets on CRC error
|
|
* 1 = Generate sync packets on CRC error
|
|
* [ 2: 2] CRC Start Test (Read-Only)
|
|
* [ 3: 3] CRC Force Frame Error
|
|
* 0 = Do not generate bad CRC
|
|
* 1 = Generate bad CRC
|
|
* [ 4: 4] Link Failure
|
|
* 0 = No link failure detected
|
|
* 1 = Link failure detected
|
|
* [ 5: 5] Initialization Complete
|
|
* 0 = Initialization not complete
|
|
* 1 = Initialization complete
|
|
* [ 6: 6] Receiver off
|
|
* 0 = Recevier on
|
|
* 1 = Receiver off
|
|
* [ 7: 7] Transmitter Off
|
|
* 0 = Transmitter on
|
|
* 1 = Transmitter off
|
|
* [ 9: 8] CRC_Error
|
|
* 00 = No error
|
|
* [0] = 1 Error on byte lane 0
|
|
* [1] = 1 Error on byte lane 1
|
|
* [12:12] Isochrnous Enable (Read-Only)
|
|
* [13:13] HT Stop Tristate Enable
|
|
* 0 = Driven during an LDTSTOP_L
|
|
* 1 = Tristated during and LDTSTOP_L
|
|
* [14:14] Extended CTL Time
|
|
* 0 = CTL is asserted for 16 bit times during link initialization
|
|
* 1 = CTL is asserted for 50us during link initialization
|
|
* [18:16] Max Link Width In (Read-Only?)
|
|
* 000 = 8 bit link
|
|
* 001 = 16bit link
|
|
* [19:19] Doubleword Flow Control in (Read-Only)
|
|
* 0 = This link does not support doubleword flow control
|
|
* 1 = This link supports doubleword flow control
|
|
* [22:20] Max Link Width Out (Read-Only?)
|
|
* 000 = 8 bit link
|
|
* 001 = 16bit link
|
|
* [23:23] Doubleworld Flow Control out (Read-Only)
|
|
* 0 = This link does not support doubleword flow control
|
|
* 1 = This link supports doubleworkd flow control
|
|
* [26:24] Link Width In
|
|
* 000 = Use 8 bits
|
|
* 001 = Use 16 bits
|
|
* 010 = reserved
|
|
* 011 = Use 32 bits
|
|
* 100 = Use 2 bits
|
|
* 101 = Use 4 bits
|
|
* 110 = reserved
|
|
* 111 = Link physically not connected
|
|
* [27:27] Doubleword Flow Control In Enable
|
|
* 0 = Doubleword flow control disabled
|
|
* 1 = Doubleword flow control enabled (Not currently supported)
|
|
* [30:28] Link Width Out
|
|
* 000 = Use 8 bits
|
|
* 001 = Use 16 bits
|
|
* 010 = reserved
|
|
* 011 = Use 32 bits
|
|
* 100 = Use 2 bits
|
|
* 101 = Use 4 bits
|
|
* 110 = reserved
|
|
* 111 = Link physically not connected
|
|
* [31:31] Doubleworld Flow Control Out Enable
|
|
* 0 = Doubleworld flow control disabled
|
|
* 1 = Doubleword flow control enabled (Not currently supported)
|
|
*/
|
|
PCI_ADDR(0, 0x18, 0, 0x84), 0x00009c05, 0x11110020,
|
|
/* LDTi Frequency/Revision Registers
|
|
* F0:0x88 i = 0,
|
|
* F0:0xA8 i = 1,
|
|
* F0:0xC8 i = 2,
|
|
* [ 4: 0] Minor Revision
|
|
* Contains the HT Minor revision
|
|
* [ 7: 5] Major Revision
|
|
* Contains the HT Major revision
|
|
* [11: 8] Link Frequency (Takes effect the next time the link is reconnected)
|
|
* 0000 = 200Mhz
|
|
* 0001 = reserved
|
|
* 0010 = 400Mhz
|
|
* 0011 = reserved
|
|
* 0100 = 600Mhz
|
|
* 0101 = 800Mhz
|
|
* 0110 = 1000Mhz
|
|
* 0111 = reserved
|
|
* 1000 = reserved
|
|
* 1001 = reserved
|
|
* 1010 = reserved
|
|
* 1011 = reserved
|
|
* 1100 = reserved
|
|
* 1101 = reserved
|
|
* 1110 = reserved
|
|
* 1111 = 100 Mhz
|
|
* [15:12] Error (Not currently Implemented)
|
|
* [31:16] Indicates the frequency capabilities of the link
|
|
* [16] = 1 encoding 0000 of freq supported
|
|
* [17] = 1 encoding 0001 of freq supported
|
|
* [18] = 1 encoding 0010 of freq supported
|
|
* [19] = 1 encoding 0011 of freq supported
|
|
* [20] = 1 encoding 0100 of freq supported
|
|
* [21] = 1 encoding 0101 of freq supported
|
|
* [22] = 1 encoding 0110 of freq supported
|
|
* [23] = 1 encoding 0111 of freq supported
|
|
* [24] = 1 encoding 1000 of freq supported
|
|
* [25] = 1 encoding 1001 of freq supported
|
|
* [26] = 1 encoding 1010 of freq supported
|
|
* [27] = 1 encoding 1011 of freq supported
|
|
* [28] = 1 encoding 1100 of freq supported
|
|
* [29] = 1 encoding 1101 of freq supported
|
|
* [30] = 1 encoding 1110 of freq supported
|
|
* [31] = 1 encoding 1111 of freq supported
|
|
*/
|
|
PCI_ADDR(0, 0x18, 0, 0x88), 0xfffff0ff, 0x00000200,
|
|
/* LDTi Feature Capability
|
|
* F0:0x8C i = 0,
|
|
* F0:0xAC i = 1,
|
|
* F0:0xCC i = 2,
|
|
*/
|
|
/* LDTi Buffer Count Registers
|
|
* F0:0x90 i = 0,
|
|
* F0:0xB0 i = 1,
|
|
* F0:0xD0 i = 2,
|
|
*/
|
|
/* LDTi Bus Number Registers
|
|
* F0:0x94 i = 0,
|
|
* F0:0xB4 i = 1,
|
|
* F0:0xD4 i = 2,
|
|
* For NonCoherent HT specifies the bus number downstream (behind the host bridge)
|
|
* [ 0: 7] Primary Bus Number
|
|
* [15: 8] Secondary Bus Number
|
|
* [23:15] Subordiante Bus Number
|
|
* [31:24] reserved
|
|
*/
|
|
PCI_ADDR(0, 0x18, 0, 0x94), 0xff000000, 0x00ff0000,
|
|
/* LDTi Type Registers
|
|
* F0:0x98 i = 0,
|
|
* F0:0xB8 i = 1,
|
|
* F0:0xD8 i = 2,
|
|
*/
|
|
/* Careful set limit registers before base registers which contain the enables */
|
|
/* DRAM Limit i Registers
|
|
* F1:0x44 i = 0
|
|
* F1:0x4C i = 1
|
|
* F1:0x54 i = 2
|
|
* F1:0x5C i = 3
|
|
* F1:0x64 i = 4
|
|
* F1:0x6C i = 5
|
|
* F1:0x74 i = 6
|
|
* F1:0x7C i = 7
|
|
* [ 2: 0] Destination Node ID
|
|
* 000 = Node 0
|
|
* 001 = Node 1
|
|
* 010 = Node 2
|
|
* 011 = Node 3
|
|
* 100 = Node 4
|
|
* 101 = Node 5
|
|
* 110 = Node 6
|
|
* 111 = Node 7
|
|
* [ 7: 3] Reserved
|
|
* [10: 8] Interleave select
|
|
* specifies the values of A[14:12] to use with interleave enable.
|
|
* [15:11] Reserved
|
|
* [31:16] DRAM Limit Address i Bits 39-24
|
|
* This field defines the upper address bits of a 40 bit address
|
|
* that define the end of the DRAM region.
|
|
*/
|
|
#if MEMORY_1024MB
|
|
PCI_ADDR(0, 0x18, 1, 0x44), 0x0000f8f8, 0x003f0000,
|
|
#endif
|
|
#if MEMORY_512MB
|
|
PCI_ADDR(0, 0x18, 1, 0x44), 0x0000f8f8, 0x001f0000,
|
|
#endif
|
|
PCI_ADDR(0, 0x18, 1, 0x4C), 0x0000f8f8, 0x00000001,
|
|
PCI_ADDR(0, 0x18, 1, 0x54), 0x0000f8f8, 0x00000002,
|
|
PCI_ADDR(0, 0x18, 1, 0x5C), 0x0000f8f8, 0x00000003,
|
|
PCI_ADDR(0, 0x18, 1, 0x64), 0x0000f8f8, 0x00000004,
|
|
PCI_ADDR(0, 0x18, 1, 0x6C), 0x0000f8f8, 0x00000005,
|
|
PCI_ADDR(0, 0x18, 1, 0x74), 0x0000f8f8, 0x00000006,
|
|
PCI_ADDR(0, 0x18, 1, 0x7C), 0x0000f8f8, 0x00000007,
|
|
/* DRAM Base i Registers
|
|
* F1:0x40 i = 0
|
|
* F1:0x48 i = 1
|
|
* F1:0x50 i = 2
|
|
* F1:0x58 i = 3
|
|
* F1:0x60 i = 4
|
|
* F1:0x68 i = 5
|
|
* F1:0x70 i = 6
|
|
* F1:0x78 i = 7
|
|
* [ 0: 0] Read Enable
|
|
* 0 = Reads Disabled
|
|
* 1 = Reads Enabled
|
|
* [ 1: 1] Write Enable
|
|
* 0 = Writes Disabled
|
|
* 1 = Writes Enabled
|
|
* [ 7: 2] Reserved
|
|
* [10: 8] Interleave Enable
|
|
* 000 = No interleave
|
|
* 001 = Interleave on A[12] (2 nodes)
|
|
* 010 = reserved
|
|
* 011 = Interleave on A[12] and A[14] (4 nodes)
|
|
* 100 = reserved
|
|
* 101 = reserved
|
|
* 110 = reserved
|
|
* 111 = Interleve on A[12] and A[13] and A[14] (8 nodes)
|
|
* [15:11] Reserved
|
|
* [13:16] DRAM Base Address i Bits 39-24
|
|
* This field defines the upper address bits of a 40-bit address
|
|
* that define the start of the DRAM region.
|
|
*/
|
|
PCI_ADDR(0, 0x18, 1, 0x40), 0x0000f8fc, 0x00000003,
|
|
#if MEMORY_1024MB
|
|
PCI_ADDR(0, 0x18, 1, 0x48), 0x0000f8fc, 0x00400000,
|
|
PCI_ADDR(0, 0x18, 1, 0x50), 0x0000f8fc, 0x00400000,
|
|
PCI_ADDR(0, 0x18, 1, 0x58), 0x0000f8fc, 0x00400000,
|
|
PCI_ADDR(0, 0x18, 1, 0x60), 0x0000f8fc, 0x00400000,
|
|
PCI_ADDR(0, 0x18, 1, 0x68), 0x0000f8fc, 0x00400000,
|
|
PCI_ADDR(0, 0x18, 1, 0x70), 0x0000f8fc, 0x00400000,
|
|
PCI_ADDR(0, 0x18, 1, 0x78), 0x0000f8fc, 0x00400000,
|
|
#endif
|
|
#if MEMORY_512MB
|
|
PCI_ADDR(0, 0x18, 1, 0x48), 0x0000f8fc, 0x00200000,
|
|
PCI_ADDR(0, 0x18, 1, 0x50), 0x0000f8fc, 0x00200000,
|
|
PCI_ADDR(0, 0x18, 1, 0x58), 0x0000f8fc, 0x00200000,
|
|
PCI_ADDR(0, 0x18, 1, 0x60), 0x0000f8fc, 0x00200000,
|
|
PCI_ADDR(0, 0x18, 1, 0x68), 0x0000f8fc, 0x00200000,
|
|
PCI_ADDR(0, 0x18, 1, 0x70), 0x0000f8fc, 0x00200000,
|
|
PCI_ADDR(0, 0x18, 1, 0x78), 0x0000f8fc, 0x00200000,
|
|
#endif
|
|
|
|
/* Memory-Mapped I/O Limit i Registers
|
|
* F1:0x84 i = 0
|
|
* F1:0x8C i = 1
|
|
* F1:0x94 i = 2
|
|
* F1:0x9C i = 3
|
|
* F1:0xA4 i = 4
|
|
* F1:0xAC i = 5
|
|
* F1:0xB4 i = 6
|
|
* F1:0xBC i = 7
|
|
* [ 2: 0] Destination Node ID
|
|
* 000 = Node 0
|
|
* 001 = Node 1
|
|
* 010 = Node 2
|
|
* 011 = Node 3
|
|
* 100 = Node 4
|
|
* 101 = Node 5
|
|
* 110 = Node 6
|
|
* 111 = Node 7
|
|
* [ 3: 3] Reserved
|
|
* [ 5: 4] Destination Link ID
|
|
* 00 = Link 0
|
|
* 01 = Link 1
|
|
* 10 = Link 2
|
|
* 11 = Reserved
|
|
* [ 6: 6] Reserved
|
|
* [ 7: 7] Non-Posted
|
|
* 0 = CPU writes may be posted
|
|
* 1 = CPU writes must be non-posted
|
|
* [31: 8] Memory-Mapped I/O Limit Address i (39-16)
|
|
* This field defines the upp adddress bits of a 40-bit address that
|
|
* defines the end of a memory-mapped I/O region n
|
|
*/
|
|
PCI_ADDR(0, 0x18, 1, 0x84), 0x00000048, 0x00e1ff00,
|
|
PCI_ADDR(0, 0x18, 1, 0x8C), 0x00000048, 0x00dfff00,
|
|
PCI_ADDR(0, 0x18, 1, 0x94), 0x00000048, 0x00e3ff00,
|
|
PCI_ADDR(0, 0x18, 1, 0x9C), 0x00000048, 0x00000000,
|
|
PCI_ADDR(0, 0x18, 1, 0xA4), 0x00000048, 0x00000000,
|
|
PCI_ADDR(0, 0x18, 1, 0xAC), 0x00000048, 0x00000000,
|
|
PCI_ADDR(0, 0x18, 1, 0xB4), 0x00000048, 0x00000b00,
|
|
PCI_ADDR(0, 0x18, 1, 0xBC), 0x00000048, 0x00fe0b00,
|
|
|
|
/* Memory-Mapped I/O Base i Registers
|
|
* F1:0x80 i = 0
|
|
* F1:0x88 i = 1
|
|
* F1:0x90 i = 2
|
|
* F1:0x98 i = 3
|
|
* F1:0xA0 i = 4
|
|
* F1:0xA8 i = 5
|
|
* F1:0xB0 i = 6
|
|
* F1:0xB8 i = 7
|
|
* [ 0: 0] Read Enable
|
|
* 0 = Reads disabled
|
|
* 1 = Reads Enabled
|
|
* [ 1: 1] Write Enable
|
|
* 0 = Writes disabled
|
|
* 1 = Writes Enabled
|
|
* [ 2: 2] Cpu Disable
|
|
* 0 = Cpu can use this I/O range
|
|
* 1 = Cpu requests do not use this I/O range
|
|
* [ 3: 3] Lock
|
|
* 0 = base/limit registers i are read/write
|
|
* 1 = base/limit registers i are read-only
|
|
* [ 7: 4] Reserved
|
|
* [31: 8] Memory-Mapped I/O Base Address i (39-16)
|
|
* This field defines the upper address bits of a 40bit address
|
|
* that defines the start of memory-mapped I/O region i
|
|
*/
|
|
PCI_ADDR(0, 0x18, 1, 0x80), 0x000000f0, 0x00e00003,
|
|
PCI_ADDR(0, 0x18, 1, 0x88), 0x000000f0, 0x00d80003,
|
|
PCI_ADDR(0, 0x18, 1, 0x90), 0x000000f0, 0x00e20003,
|
|
PCI_ADDR(0, 0x18, 1, 0x98), 0x000000f0, 0x00000000,
|
|
PCI_ADDR(0, 0x18, 1, 0xA0), 0x000000f0, 0x00000000,
|
|
PCI_ADDR(0, 0x18, 1, 0xA8), 0x000000f0, 0x00000000,
|
|
PCI_ADDR(0, 0x18, 1, 0xB0), 0x000000f0, 0x00000a03,
|
|
#if MEMORY_1024MB
|
|
PCI_ADDR(0, 0x18, 1, 0xB8), 0x000000f0, 0x00400003,
|
|
#endif
|
|
#if MEMORY_512MB
|
|
PCI_ADDR(0, 0x18, 1, 0xB8), 0x000000f0, 0x00200003,
|
|
#endif
|
|
|
|
/* PCI I/O Limit i Registers
|
|
* F1:0xC4 i = 0
|
|
* F1:0xCC i = 1
|
|
* F1:0xD4 i = 2
|
|
* F1:0xDC i = 3
|
|
* [ 2: 0] Destination Node ID
|
|
* 000 = Node 0
|
|
* 001 = Node 1
|
|
* 010 = Node 2
|
|
* 011 = Node 3
|
|
* 100 = Node 4
|
|
* 101 = Node 5
|
|
* 110 = Node 6
|
|
* 111 = Node 7
|
|
* [ 3: 3] Reserved
|
|
* [ 5: 4] Destination Link ID
|
|
* 00 = Link 0
|
|
* 01 = Link 1
|
|
* 10 = Link 2
|
|
* 11 = reserved
|
|
* [11: 6] Reserved
|
|
* [24:12] PCI I/O Limit Address i
|
|
* This field defines the end of PCI I/O region n
|
|
* [31:25] Reserved
|
|
*/
|
|
PCI_ADDR(0, 0x18, 1, 0xC4), 0xFE000FC8, 0x0000d000,
|
|
PCI_ADDR(0, 0x18, 1, 0xCC), 0xFE000FC8, 0x000ff000,
|
|
PCI_ADDR(0, 0x18, 1, 0xD4), 0xFE000FC8, 0x00000000,
|
|
PCI_ADDR(0, 0x18, 1, 0xDC), 0xFE000FC8, 0x00000000,
|
|
|
|
/* PCI I/O Base i Registers
|
|
* F1:0xC0 i = 0
|
|
* F1:0xC8 i = 1
|
|
* F1:0xD0 i = 2
|
|
* F1:0xD8 i = 3
|
|
* [ 0: 0] Read Enable
|
|
* 0 = Reads Disabled
|
|
* 1 = Reads Enabled
|
|
* [ 1: 1] Write Enable
|
|
* 0 = Writes Disabled
|
|
* 1 = Writes Enabled
|
|
* [ 3: 2] Reserved
|
|
* [ 4: 4] VGA Enable
|
|
* 0 = VGA matches Disabled
|
|
* 1 = matches all address < 64K and where A[9:0] is in the
|
|
* range 3B0-3BB or 3C0-3DF independen of the base & limit registers
|
|
* [ 5: 5] ISA Enable
|
|
* 0 = ISA matches Disabled
|
|
* 1 = Blocks address < 64K and in the last 768 bytes of eack 1K block
|
|
* from matching agains this base/limit pair
|
|
* [11: 6] Reserved
|
|
* [24:12] PCI I/O Base i
|
|
* This field defines the start of PCI I/O region n
|
|
* [31:25] Reserved
|
|
*/
|
|
PCI_ADDR(0, 0x18, 1, 0xC0), 0xFE000FCC, 0x0000d003,
|
|
PCI_ADDR(0, 0x18, 1, 0xC8), 0xFE000FCC, 0x00001013,
|
|
PCI_ADDR(0, 0x18, 1, 0xD0), 0xFE000FCC, 0x00000000,
|
|
PCI_ADDR(0, 0x18, 1, 0xD8), 0xFE000FCC, 0x00000000,
|
|
|
|
/* Config Base and Limit i Registers
|
|
* F1:0xE0 i = 0
|
|
* F1:0xE4 i = 1
|
|
* F1:0xE8 i = 2
|
|
* F1:0xEC i = 3
|
|
* [ 0: 0] Read Enable
|
|
* 0 = Reads Disabled
|
|
* 1 = Reads Enabled
|
|
* [ 1: 1] Write Enable
|
|
* 0 = Writes Disabled
|
|
* 1 = Writes Enabled
|
|
* [ 2: 2] Device Number Compare Enable
|
|
* 0 = The ranges are based on bus number
|
|
* 1 = The ranges are ranges of devices on bus 0
|
|
* [ 3: 3] Reserved
|
|
* [ 6: 4] Destination Node
|
|
* 000 = Node 0
|
|
* 001 = Node 1
|
|
* 010 = Node 2
|
|
* 011 = Node 3
|
|
* 100 = Node 4
|
|
* 101 = Node 5
|
|
* 110 = Node 6
|
|
* 111 = Node 7
|
|
* [ 7: 7] Reserved
|
|
* [ 9: 8] Destination Link
|
|
* 00 = Link 0
|
|
* 01 = Link 1
|
|
* 10 = Link 2
|
|
* 11 - Reserved
|
|
* [15:10] Reserved
|
|
* [23:16] Bus Number Base i
|
|
* This field defines the lowest bus number in configuration region i
|
|
* [31:24] Bus Number Limit i
|
|
* This field defines the highest bus number in configuration regin i
|
|
*/
|
|
PCI_ADDR(0, 0x18, 1, 0xE0), 0x0000FC88, 0xff000003,
|
|
PCI_ADDR(0, 0x18, 1, 0xE4), 0x0000FC88, 0x00000000,
|
|
PCI_ADDR(0, 0x18, 1, 0xE8), 0x0000FC88, 0x00000000,
|
|
PCI_ADDR(0, 0x18, 1, 0xEC), 0x0000FC88, 0x00000000,
|
|
#endif
|
|
};
|
|
int i;
|
|
int max;
|
|
print_debug("setting up coherent ht domain....\r\n");
|
|
max = sizeof(register_values)/sizeof(register_values[0]);
|
|
for(i = 0; i < max; i += 3) {
|
|
unsigned long reg;
|
|
#if 1
|
|
print_debug_hex32(register_values[i]);
|
|
print_debug(" <-");
|
|
print_debug_hex32(register_values[i+2]);
|
|
print_debug("\r\n");
|
|
#endif
|
|
#if 0
|
|
reg = pci_read_config32(register_values[i]);
|
|
reg &= register_values[i+1];
|
|
reg |= register_values[i+2] & ~register_values[i+1];
|
|
pci_write_config32(register_values[i], reg);
|
|
#endif
|
|
}
|
|
print_debug("done.\r\n");
|
|
}
|
|
|
|
static void main(void)
|
|
{
|
|
static const char msg[] = "hello world\r\n";
|
|
#if 0
|
|
write(STDOUT_FILENO, msg, sizeof(msg));
|
|
#endif
|
|
#if 1
|
|
setup_coherent_ht_domain();
|
|
#endif
|
|
_exit(0);
|
|
}
|