433659ad1e
While similar to the Bay Trail-M/D code based on the MRC, there are many differences as well: - Obviously, uses the FSP instead of the MRC binaries. - FSP does additional hardware setup, so coreboot doesn't need to. - Different microcode & microcode loading method - Uses the cache_as_ram.inc from the FSP Driver - Various other changes in support of the FSP Additional changes that don't have to to with the FSP vs MRC: - Updated IRQ Routing - Different FADT implementation. This was validated with FSP: BAYTRAIL_FSP_GOLD_002_10-JANUARY-2014.fd SHA256: d29eefbb33454bd5314bfaa38fb055d592a757de7b348ed7096cd8c2d65908a5 MD5: 9360cd915f0d3e4116bbc782233d7b91 Change-Id: Iadadf8cd6cf444ba840e0f76d3aed7825cd7aee4 Signed-off-by: Martin Roth <gaumless@gmail.com> Signed-off-by: Martin Roth <martin.roth@se-eng.com> Reviewed-on: http://review.coreboot.org/5791 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
132 lines
3.3 KiB
C
132 lines
3.3 KiB
C
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2013 Google Inc.
|
|
*
|
|
* This program is free software; you can redistribute it and/or
|
|
* modify it under the terms of the GNU General Public License as
|
|
* published by the Free Software Foundation; version 2 of
|
|
* the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston,
|
|
* MA 02110-1301 USA
|
|
*/
|
|
|
|
#include <device/device.h>
|
|
#include <device/pci.h>
|
|
#include <console/console.h>
|
|
#include <arch/io.h>
|
|
#include <cpu/cpu.h>
|
|
#include <cpu/x86/smm.h>
|
|
#include <string.h>
|
|
|
|
#include <baytrail/iomap.h>
|
|
#include <baytrail/pmc.h>
|
|
#include <baytrail/smm.h>
|
|
|
|
/* Save the gpio route register. The settings are committed from
|
|
* southcluster_smm_enable_smi(). */
|
|
static uint32_t gpio_route;
|
|
|
|
void southcluster_smm_save_gpio_route(uint32_t route)
|
|
{
|
|
gpio_route = route;
|
|
}
|
|
|
|
void southcluster_smm_clear_state(void)
|
|
{
|
|
uint32_t smi_en;
|
|
|
|
/* Log events from chipset before clearing */
|
|
southcluster_log_state();
|
|
|
|
printk(BIOS_DEBUG, "Initializing Southbridge SMI...");
|
|
printk(BIOS_SPEW, " pmbase = 0x%04x\n", get_pmbase());
|
|
|
|
smi_en = inl(get_pmbase() + SMI_EN);
|
|
if (smi_en & APMC_EN) {
|
|
printk(BIOS_INFO, "SMI# handler already enabled?\n");
|
|
return;
|
|
}
|
|
|
|
/* Dump and clear status registers */
|
|
clear_smi_status();
|
|
clear_pm1_status();
|
|
clear_tco_status();
|
|
clear_gpe_status();
|
|
clear_alt_status();
|
|
clear_pmc_status();
|
|
}
|
|
|
|
static void southcluster_smm_route_gpios(void)
|
|
{
|
|
const unsigned long gpio_rout = PMC_BASE_ADDRESS + GPIO_ROUT;
|
|
const unsigned short alt_gpio_smi = ACPI_BASE_ADDRESS + ALT_GPIO_SMI;
|
|
uint32_t alt_gpio_reg = 0;
|
|
uint32_t route_reg = gpio_route;
|
|
int i;
|
|
|
|
printk(BIOS_DEBUG, "GPIO_ROUT = %08x\n", route_reg);
|
|
|
|
/* Start the routing for the specific gpios. */
|
|
write32(gpio_rout, route_reg);
|
|
|
|
/* Enable SMIs for the gpios that are set to trigger the SMI. */
|
|
for (i = 0; i < 16; i++) {
|
|
if ((route_reg & ROUTE_MASK) == ROUTE_SMI) {
|
|
alt_gpio_reg |= (1 << i);
|
|
}
|
|
route_reg >>= 2;
|
|
}
|
|
printk(BIOS_DEBUG, "ALT_GPIO_SMI = %08x\n", alt_gpio_reg);
|
|
|
|
outl(alt_gpio_reg, alt_gpio_smi);
|
|
}
|
|
|
|
void southcluster_smm_enable_smi(void)
|
|
{
|
|
|
|
printk(BIOS_DEBUG, "Enabling SMIs.\n");
|
|
/* Configure events Disable pcie wake. */
|
|
enable_pm1(PWRBTN_EN | GBL_EN | PCIEXPWAK_DIS);
|
|
disable_gpe(PME_B0_EN);
|
|
|
|
/* Set up the GPIO route. */
|
|
southcluster_smm_route_gpios();
|
|
|
|
/* Enable SMI generation:
|
|
* - on APMC writes (io 0xb2)
|
|
* - on writes to SLP_EN (sleep states)
|
|
* - on writes to GBL_RLS (bios commands)
|
|
* No SMIs:
|
|
* - on TCO events
|
|
* - on microcontroller writes (io 0x62/0x66)
|
|
*/
|
|
enable_smi(APMC_EN | SLP_SMI_EN | GBL_SMI_EN | EOS);
|
|
}
|
|
|
|
void smm_setup_structures(void *gnvs, void *tcg, void *smi1)
|
|
{
|
|
/*
|
|
* Issue SMI to set the gnvs pointer in SMM.
|
|
* tcg and smi1 are unused.
|
|
*
|
|
* EAX = APM_CNT_GNVS_UPDATE
|
|
* EBX = gnvs pointer
|
|
* EDX = APM_CNT
|
|
*/
|
|
asm volatile (
|
|
"outb %%al, %%dx\n\t"
|
|
: /* ignore result */
|
|
: "a" (APM_CNT_GNVS_UPDATE),
|
|
"b" ((uint32_t)gnvs),
|
|
"d" (APM_CNT)
|
|
);
|
|
}
|