62c0276f94
According to the PNP ISA v1.0a spec, config registers in the range of 0xf0 up to 0xfe are vendor defined and may be used for any purpose. Config register 0xff is reserved and is defined as such. Currently, only vendor specific registers 0xf0, 0xf1, 0xf4, and 0xfa are able to be set using the PNP_MSCx bit flag masks. This patch adds support for all 15 vendor specific config registers, and updates the existing superio pnp_info to use them where appropriate. Change-Id: Id43b85f74e3192b17dbd7e54c4c6136a2e59ad55 Signed-off-by: Damien Zammit <damien@zamaudio.com> Reviewed-on: https://review.coreboot.org/12808 Tested-by: build bot (Jenkins) Reviewed-by: Alexandru Gagniuc <mr.nuke.me@gmail.com> |
||
---|---|---|
.. | ||
dram | ||
oprom | ||
azalia_device.c | ||
cardbus_device.c | ||
cpu_device.c | ||
device.c | ||
device_romstage.c | ||
device_util.c | ||
hypertransport.c | ||
Kconfig | ||
Makefile.inc | ||
pci_class.c | ||
pci_device.c | ||
pci_early.c | ||
pci_ops.c | ||
pci_rom.c | ||
pciexp_device.c | ||
pcix_device.c | ||
pnp_device.c | ||
root_device.c | ||
smbus_ops.c | ||
software_i2c.c |