b192df4d97
Allocation size for the section was miscalculated, so the section did not honour its upper-bound address. Also align the section start to 4 bytes, so it starts with code instead of pad bytes. Change-Id: Ic2a43981836a0873b50abecfcad2def7b6586a5d Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: http://review.coreboot.org/453 Tested-by: build bot (Jenkins) Reviewed-by: Alec Ari <neotheuser@ymail.com> Reviewed-by: Patrick Georgi <patrick@georgi-clan.de>
65 lines
1.7 KiB
Text
65 lines
1.7 KiB
Text
/*
|
|
* This file is part of the coreboot project.
|
|
*
|
|
* Copyright (C) 2006 Advanced Micro Devices, Inc.
|
|
* Copyright (C) 2008-2010 coresystems GmbH
|
|
*
|
|
* This program is free software; you can redistribute it and/or modify
|
|
* it under the terms of the GNU General Public License as published by
|
|
* the Free Software Foundation; version 2 of the License.
|
|
*
|
|
* This program is distributed in the hope that it will be useful,
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
* GNU General Public License for more details.
|
|
*
|
|
* You should have received a copy of the GNU General Public License
|
|
* along with this program; if not, write to the Free Software
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
*/
|
|
|
|
/* We use ELF as output format. So that we can debug the code in some form. */
|
|
OUTPUT_FORMAT("elf32-i386", "elf32-i386", "elf32-i386")
|
|
OUTPUT_ARCH(i386)
|
|
|
|
MEMORY {
|
|
rom : ORIGIN = 0xffff0000, LENGTH = 64K
|
|
}
|
|
|
|
TARGET(binary)
|
|
SECTIONS
|
|
{
|
|
/* Align .rom to next 4 byte boundary so no pad byte appears
|
|
* between _rom and _start.
|
|
*/
|
|
.bogus ROMLOC_MIN : {
|
|
. = ALIGN(4);
|
|
ROMLOC = .;
|
|
} >rom = 0xff
|
|
|
|
/* This section might be better named .setup */
|
|
.rom ROMLOC : {
|
|
_rom = .;
|
|
*(.rom.text);
|
|
*(.rom.data);
|
|
*(.rom.data.*);
|
|
*(.rodata.*);
|
|
_erom = .;
|
|
} >rom = 0xff
|
|
|
|
/* Allocation reserves extra 16 bytes here. Alignment requirements
|
|
* may cause the total size of a section to change when the start
|
|
* address gets applied.
|
|
*/
|
|
ROMLOC_MIN = 0xffffff00 - (_erom - _rom + 16);
|
|
|
|
/DISCARD/ : {
|
|
*(.comment)
|
|
*(.note)
|
|
*(.comment.*)
|
|
*(.note.*)
|
|
*(.iplt)
|
|
*(.rel.*)
|
|
*(.igot.*)
|
|
}
|
|
}
|