6b5bc77c9b
Stefan thinks they don't add value. Command used: sed -i -e '/file is part of /d' $(git grep "file is part of " |egrep ":( */\*.*\*/\$|#|;#|-- | *\* )" | cut -d: -f1 |grep -v crossgcc |grep -v gcov | grep -v /elf.h |grep -v nvramtool) The exceptions are for: - crossgcc (patch file) - gcov (imported from gcc) - elf.h (imported from GNU's libc) - nvramtool (more complicated header) The removed lines are: - fmt.Fprintln(f, "/* This file is part of the coreboot project. */") -# This file is part of a set of unofficial pre-commit hooks available -/* This file is part of coreboot */ -# This file is part of msrtool. -/* This file is part of msrtool. */ - * This file is part of ncurses, designed to be appended after curses.h.in -/* This file is part of pgtblgen. */ - * This file is part of the coreboot project. - /* This file is part of the coreboot project. */ -# This file is part of the coreboot project. -# This file is part of the coreboot project. -## This file is part of the coreboot project. --- This file is part of the coreboot project. -/* This file is part of the coreboot project */ -/* This file is part of the coreboot project. */ -;## This file is part of the coreboot project. -# This file is part of the coreboot project. It originated in the - * This file is part of the coreinfo project. -## This file is part of the coreinfo project. - * This file is part of the depthcharge project. -/* This file is part of the depthcharge project. */ -/* This file is part of the ectool project. */ - * This file is part of the GNU C Library. - * This file is part of the libpayload project. -## This file is part of the libpayload project. -/* This file is part of the Linux kernel. */ -## This file is part of the superiotool project. -/* This file is part of the superiotool project */ -/* This file is part of uio_usbdebug */ Change-Id: I82d872b3b337388c93d5f5bf704e9ee9e53ab3a9 Signed-off-by: Patrick Georgi <pgeorgi@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/41194 Reviewed-by: HAOUAS Elyes <ehaouas@noos.fr> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
75 lines
1.4 KiB
C
75 lines
1.4 KiB
C
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
/* Power setup code for EXYNOS5 */
|
|
|
|
#include <device/mmio.h>
|
|
#include <halt.h>
|
|
#include <soc/dmc.h>
|
|
#include <soc/power.h>
|
|
#include <soc/setup.h>
|
|
|
|
/* Set the PS-Hold drive value */
|
|
static void ps_hold_setup(void)
|
|
{
|
|
/* Set PS-Hold high */
|
|
setbits32(&exynos_power->ps_hold_ctrl,
|
|
POWER_PS_HOLD_CONTROL_DATA_HIGH);
|
|
}
|
|
|
|
void power_reset(void)
|
|
{
|
|
/* Clear inform1 so there's no change we think we've got a wake reset */
|
|
exynos_power->inform1 = 0;
|
|
|
|
setbits32(&exynos_power->sw_reset, 1);
|
|
}
|
|
|
|
/* This function never returns */
|
|
void power_shutdown(void)
|
|
{
|
|
clrbits32(&exynos_power->ps_hold_ctrl,
|
|
POWER_PS_HOLD_CONTROL_DATA_HIGH);
|
|
|
|
halt();
|
|
}
|
|
|
|
void power_enable_dp_phy(void)
|
|
{
|
|
setbits32(&exynos_power->dptx_phy_control, EXYNOS_DP_PHY_ENABLE);
|
|
}
|
|
|
|
void power_enable_hw_thermal_trip(void)
|
|
{
|
|
/* Enable HW thermal trip */
|
|
setbits32(&exynos_power->ps_hold_ctrl, POWER_ENABLE_HW_TRIP);
|
|
}
|
|
|
|
uint32_t power_read_reset_status(void)
|
|
{
|
|
return exynos_power->inform1;
|
|
}
|
|
|
|
void power_exit_wakeup(void)
|
|
{
|
|
typedef void (*resume_func)(void);
|
|
|
|
((resume_func)exynos_power->inform0)();
|
|
}
|
|
|
|
int power_init(void)
|
|
{
|
|
ps_hold_setup();
|
|
return 0;
|
|
}
|
|
|
|
void power_enable_xclkout(void)
|
|
{
|
|
/* use xxti for xclk out */
|
|
clrsetbits32(&exynos_power->pmu_debug, PMU_DEBUG_CLKOUT_SEL_MASK,
|
|
PMU_DEBUG_XXTI);
|
|
}
|
|
|
|
void power_release_uart_retention(void)
|
|
{
|
|
write32(&exynos_power->padret_uart_opt, 1 << 28);
|
|
}
|