35 lines
922 B
C
35 lines
922 B
C
|
/* Copyright 2017 The Chromium OS Authors. All rights reserved.
|
||
|
|
* Use of this source code is governed by a BSD-style license that can be
|
||
|
|
* found in the LICENSE file.
|
||
|
|
*
|
||
|
|
* ITE IT5205 Type-C USB alternate mode mux.
|
||
|
|
*/
|
||
|
|
|
||
|
|
#ifndef __CROS_EC_IT5205_H
|
||
|
|
#define __CROS_EC_IT5205_H
|
||
|
|
|
||
|
|
/* I2C interface */
|
||
|
|
#define IT5205_I2C_ADDR1_FLAGS 0x48
|
||
|
|
#define IT5205_I2C_ADDR2_FLAGS 0x58
|
||
|
|
|
||
|
|
/* Chip ID registers */
|
||
|
|
#define IT5205_REG_CHIP_ID3 0x4
|
||
|
|
#define IT5205_REG_CHIP_ID2 0x5
|
||
|
|
#define IT5205_REG_CHIP_ID1 0x6
|
||
|
|
#define IT5205_REG_CHIP_ID0 0x7
|
||
|
|
|
||
|
|
/* MUX power down register */
|
||
|
|
#define IT5205_REG_MUXPDR 0x10
|
||
|
|
#define IT5205_MUX_POWER_DOWN BIT(0)
|
||
|
|
|
||
|
|
/* MUX control register */
|
||
|
|
#define IT5205_REG_MUXCR 0x11
|
||
|
|
#define IT5205_POLARITY_INVERTED BIT(4)
|
||
|
|
|
||
|
|
#define IT5205_DP_USB_CTRL_MASK 0x0f
|
||
|
|
#define IT5205_DP 0x0f
|
||
|
|
#define IT5205_DP_USB 0x03
|
||
|
|
#define IT5205_USB 0x07
|
||
|
|
|
||
|
|
#endif /* __CROS_EC_IT5205_H */
|