119 lines
2.6 KiB
C
119 lines
2.6 KiB
C
|
/*
|
||
|
|
* SPDX-License-Identifier: BSD-2-Clause
|
||
|
|
*
|
||
|
|
* Copyright (c) 2019 Western Digital Corporation or its affiliates.
|
||
|
|
*
|
||
|
|
* Authors:
|
||
|
|
* Anup Patel <anup.patel@wdc.com>
|
||
|
|
*/
|
||
|
|
|
||
|
|
#include <sbi/riscv_io.h>
|
||
|
|
#include <sbi/riscv_encoding.h>
|
||
|
|
#include <sbi/sbi_console.h>
|
||
|
|
#include <sbi/sbi_string.h>
|
||
|
|
#include <sbi_utils/irqchip/plic.h>
|
||
|
|
#include <libfdt.h>
|
||
|
|
#include <fdt.h>
|
||
|
|
|
||
|
|
#define PLIC_PRIORITY_BASE 0x0
|
||
|
|
#define PLIC_PENDING_BASE 0x1000
|
||
|
|
#define PLIC_ENABLE_BASE 0x2000
|
||
|
|
#define PLIC_ENABLE_STRIDE 0x80
|
||
|
|
#define PLIC_CONTEXT_BASE 0x200000
|
||
|
|
#define PLIC_CONTEXT_STRIDE 0x1000
|
||
|
|
|
||
|
|
static u32 plic_hart_count;
|
||
|
|
static u32 plic_num_sources;
|
||
|
|
static volatile void *plic_base;
|
||
|
|
|
||
|
|
static void plic_set_priority(u32 source, u32 val)
|
||
|
|
{
|
||
|
|
volatile void *plic_priority =
|
||
|
|
plic_base + PLIC_PRIORITY_BASE + 4 * source;
|
||
|
|
writel(val, plic_priority);
|
||
|
|
}
|
||
|
|
|
||
|
|
void plic_set_thresh(u32 cntxid, u32 val)
|
||
|
|
{
|
||
|
|
volatile void *plic_thresh =
|
||
|
|
plic_base + PLIC_CONTEXT_BASE + PLIC_CONTEXT_STRIDE * cntxid;
|
||
|
|
writel(val, plic_thresh);
|
||
|
|
}
|
||
|
|
|
||
|
|
void plic_set_ie(u32 cntxid, u32 word_index, u32 val)
|
||
|
|
{
|
||
|
|
volatile void *plic_ie =
|
||
|
|
plic_base + PLIC_ENABLE_BASE + PLIC_ENABLE_STRIDE * cntxid;
|
||
|
|
writel(val, plic_ie + word_index * 4);
|
||
|
|
}
|
||
|
|
|
||
|
|
void plic_fdt_fixup(void *fdt, const char *compat)
|
||
|
|
{
|
||
|
|
u32 *cells;
|
||
|
|
int i, cells_count;
|
||
|
|
int plic_off;
|
||
|
|
|
||
|
|
plic_off = fdt_node_offset_by_compatible(fdt, 0, compat);
|
||
|
|
if (plic_off < 0)
|
||
|
|
return;
|
||
|
|
|
||
|
|
cells = (u32 *)fdt_getprop(fdt, plic_off,
|
||
|
|
"interrupts-extended", &cells_count);
|
||
|
|
if (!cells)
|
||
|
|
return;
|
||
|
|
|
||
|
|
cells_count = cells_count / sizeof(u32);
|
||
|
|
if (!cells_count)
|
||
|
|
return;
|
||
|
|
|
||
|
|
for (i = 0; i < (cells_count / 2); i++) {
|
||
|
|
if (fdt32_to_cpu(cells[2 * i + 1]) == IRQ_M_EXT)
|
||
|
|
cells[2 * i + 1] = cpu_to_fdt32(0xffffffff);
|
||
|
|
}
|
||
|
|
}
|
||
|
|
|
||
|
|
int plic_warm_irqchip_init(u32 target_hart, int m_cntx_id, int s_cntx_id)
|
||
|
|
{
|
||
|
|
size_t i, ie_words = plic_num_sources / 32 + 1;
|
||
|
|
|
||
|
|
if (plic_hart_count <= target_hart)
|
||
|
|
return -1;
|
||
|
|
|
||
|
|
/* By default, disable all IRQs for M-mode of target HART */
|
||
|
|
if (m_cntx_id > -1) {
|
||
|
|
for (i = 0; i < ie_words; i++)
|
||
|
|
plic_set_ie(m_cntx_id, i, 0);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* By default, disable all IRQs for S-mode of target HART */
|
||
|
|
if (s_cntx_id > -1) {
|
||
|
|
for (i = 0; i < ie_words; i++)
|
||
|
|
plic_set_ie(s_cntx_id, i, 0);
|
||
|
|
}
|
||
|
|
|
||
|
|
/* By default, enable M-mode threshold */
|
||
|
|
if (m_cntx_id > -1)
|
||
|
|
plic_set_thresh(m_cntx_id, 1);
|
||
|
|
|
||
|
|
/* By default, disable S-mode threshold */
|
||
|
|
if (s_cntx_id > -1)
|
||
|
|
plic_set_thresh(s_cntx_id, 0);
|
||
|
|
|
||
|
|
return 0;
|
||
|
|
}
|
||
|
|
|
||
|
|
int plic_cold_irqchip_init(unsigned long base, u32 num_sources, u32 hart_count)
|
||
|
|
{
|
||
|
|
int i;
|
||
|
|
|
||
|
|
plic_hart_count = hart_count;
|
||
|
|
plic_num_sources = num_sources;
|
||
|
|
plic_base = (void *)base;
|
||
|
|
|
||
|
|
/* Configure default priorities of all IRQs */
|
||
|
|
for (i = 1; i <= plic_num_sources; i++)
|
||
|
|
plic_set_priority(i, 1);
|
||
|
|
|
||
|
|
return 0;
|
||
|
|
}
|