coreboot-libre-fam15h-rdimm/3rdparty/chromeec/driver/ppc/syv682x.h

69 lines
1.9 KiB
C

/* Copyright 2018 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
/* Silergy SYV682x Type-C Power Path Controller */
#ifndef __CROS_EC_SYV682X_H
#define __CROS_EC_SYV682X_H
/* I2C addresses */
#define SYV682X_ADDR0_FLAGS 0x40
#define SYV682X_ADDR1_FLAGS 0x41
#define SYV682X_ADDR2_FLAGS 0x42
#define SYV682x_ADDR3_FLAGS 0x43
/* SYV682x register addresses */
#define SYV682X_STATUS_REG 0x00
#define SYV682X_CONTROL_1_REG 0x01
#define SYV682X_CONTROL_2_REG 0x02
#define SYV682X_CONTROL_3_REG 0x03
#define SYV682X_CONTROL_4_REG 0x04
/* Status Register */
#define SYV682X_STATUS_VSAFE_5V BIT(1)
#define SYV682X_STATUS_VSAFE_0V BIT(0)
/* Control Register 1 */
#define SYV682X_CONTROL_1_CH_SEL BIT(1)
#define SYV682X_CONTROL_1_HV_DR BIT(2)
#define SYV682X_CONTROL_1_PWR_ENB BIT(7)
#define SYV682X_ILIM_MASK 0x18
#define SYV682X_ILIM_BIT_SHIFT 3
#define SYV682X_ILIM_1_25 0
#define SYV682X_ILIM_1_75 1
#define SYV682X_ILIM_2_25 2
#define SYV682X_ILIM_3_30 3
/* Control Register 2 */
#define SYV682X_CONTROL_2_SDSG BIT(1)
#define SYV682X_CONTROL_2_FDSG BIT(0)
/* Control Register 3 */
#define SYV682X_OVP_MASK 0x70
#define SYV682X_OVP_BIT_SHIFT 4
#define SYV682X_OVP_06_0 0
#define SYV682X_OVP_08_0 1
#define SYV682X_OVP_11_1 2
#define SYV682X_OVP_12_1 3
#define SYV682X_OVP_14_2 4
#define SYV682X_OVP_17_9 5
#define SYV682X_OVP_21_6 6
#define SYV682X_OVP_23_7 7
/* Control Register 4 */
#define SYV682X_CONTROL_4_CC1_BPS BIT(7)
#define SYV682X_CONTROL_4_CC2_BPS BIT(6)
#define SYV682X_CONTROL_4_VCONN1 BIT(5)
#define SYV682X_CONTROL_4_VCONN2 BIT(4)
#define SYV682X_CONTROL_4_VBAT_OVP BIT(3)
#define SYV682X_CONTROL_4_VCONN_OCP BIT(2)
#define SYV682X_CONTROL_4_CC_FRS BIT(1)
struct ppc_drv;
extern const struct ppc_drv syv682x_drv;
#endif /* defined(__CROS_EC_SYV682X_H) */