coreboot-libre-fam15h-rdimm/3rdparty/chromeec/chip/stm32/config-stm32f03x.h

30 lines
887 B
C

/* Copyright 2014 The Chromium OS Authors. All rights reserved.
* Use of this source code is governed by a BSD-style license that can be
* found in the LICENSE file.
*/
#ifdef CHIP_VARIANT_STM32F03X8
#define CONFIG_FLASH_SIZE 0x00010000
#define CONFIG_RAM_SIZE 0x00002000
#else
#define CONFIG_FLASH_SIZE 0x00008000
#define CONFIG_RAM_SIZE 0x00001000
#endif
/* Memory mapping */
#define CONFIG_FLASH_BANK_SIZE 0x1000
#define CONFIG_FLASH_ERASE_SIZE 0x0400 /* erase bank size */
#define CONFIG_FLASH_WRITE_SIZE 0x0002 /* minimum write size */
/* No page mode on STM32F, so no benefit to larger write sizes */
#define CONFIG_FLASH_WRITE_IDEAL_SIZE 0x0002
#define CONFIG_RAM_BASE 0x20000000
/* Number of IRQ vectors on the NVIC */
#define CONFIG_IRQ_COUNT 32
/* Reduced history because of limited RAM */
#undef CONFIG_CONSOLE_HISTORY
#define CONFIG_CONSOLE_HISTORY 3