lenovo/t400: Enable all SATA ports (add persmule's patch)
See: <https://lists.nongnu.org/archive/html/libreboot/2016-08/msg00063.html> This enables all SATA ports, allowing full T400s compatibility. T400s already works just fine, when flashing a T400 ROM, but not all SATA ports were usable. The specific patch is here: <https://lists.nongnu.org/archive/html/libreboot/2016-08/txtgT_L8DC94R.txt> There was also this patch, which coreboot actually adapted upstream: <https://lists.nongnu.org/archive/html/libreboot/2016-08/txtMXyws85Q_P.txt> Yes, this patch was submitted in 2016. I overlooked it, during all this time.
This commit is contained in:
parent
84a1bc502b
commit
c2720c58e7
|
@ -0,0 +1,34 @@
|
||||||
|
From 8027957b185313f2a9cecee21d14ae2c88407f5f Mon Sep 17 00:00:00 2001
|
||||||
|
From: persmule <persmule@gmail.com>
|
||||||
|
Date: Sun, 31 Oct 2021 23:33:26 +0000
|
||||||
|
Subject: [PATCH 1/1] lenovo/t400: Enable all SATA ports
|
||||||
|
|
||||||
|
There are 2 SATA ports on the chassis of t400(s), but at least one dock for
|
||||||
|
t400 contains a port for (P/S)ATA device, and t400s has a eSATA port on its
|
||||||
|
chassis, and another one on its dock.
|
||||||
|
|
||||||
|
They have to be unmasked via device tree to use.
|
||||||
|
|
||||||
|
This patch unmasked all SATA ports found within t400s with factory firmware.
|
||||||
|
---
|
||||||
|
src/mainboard/lenovo/t400/devicetree.cb | 4 ++--
|
||||||
|
1 file changed, 2 insertions(+), 2 deletions(-)
|
||||||
|
|
||||||
|
diff --git a/src/mainboard/lenovo/t400/devicetree.cb b/src/mainboard/lenovo/t400/devicetree.cb
|
||||||
|
index 5886aff48c..84cd4d87b1 100644
|
||||||
|
--- a/src/mainboard/lenovo/t400/devicetree.cb
|
||||||
|
+++ b/src/mainboard/lenovo/t400/devicetree.cb
|
||||||
|
@@ -59,8 +59,8 @@ chip northbridge/intel/gm45
|
||||||
|
register "gpe0_en" = "0x01000000"
|
||||||
|
register "gpi1_routing" = "2"
|
||||||
|
|
||||||
|
- # Set AHCI mode, enable ports 1 and 2.
|
||||||
|
- register "sata_port_map" = "0x03"
|
||||||
|
+ # Set AHCI mode, enable ports 1, 2, 5 and 6.
|
||||||
|
+ register "sata_port_map" = "0x33"
|
||||||
|
register "sata_clock_request" = "0"
|
||||||
|
register "sata_traffic_monitor" = "0"
|
||||||
|
|
||||||
|
--
|
||||||
|
2.25.1
|
||||||
|
|
Loading…
Reference in New Issue