2010-05-05 13:19:50 +02:00
|
|
|
/*
|
|
|
|
* sconfig, coreboot device tree compiler
|
|
|
|
*
|
|
|
|
* Copyright (C) 2010 coresystems GmbH
|
|
|
|
* written by Patrick Georgi <patrick.georgi@coresystems.de>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; version 2 of the License.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA, 02110-1301 USA
|
|
|
|
*/
|
|
|
|
|
2012-05-30 16:26:30 +02:00
|
|
|
#include <ctype.h>
|
2010-05-05 13:19:50 +02:00
|
|
|
#include "sconfig.h"
|
|
|
|
#include "sconfig.tab.h"
|
|
|
|
|
2010-07-15 17:59:07 +02:00
|
|
|
extern int linenum;
|
|
|
|
|
2010-05-05 13:19:50 +02:00
|
|
|
struct device *head, *lastdev;
|
|
|
|
|
|
|
|
struct header headers;
|
|
|
|
|
|
|
|
static int devcount = 0;
|
|
|
|
|
2011-12-05 19:33:55 +01:00
|
|
|
typedef enum {
|
|
|
|
STATIC_MODE,
|
|
|
|
BOOTBLOCK_MODE,
|
|
|
|
KCONFIG_MODE
|
|
|
|
} scan_t;
|
|
|
|
|
|
|
|
static scan_t scan_mode = STATIC_MODE;
|
|
|
|
|
2012-03-18 19:19:28 +01:00
|
|
|
typedef enum {
|
|
|
|
UNSLASH,
|
|
|
|
SPLIT_1ST,
|
|
|
|
TO_LOWER,
|
|
|
|
TO_UPPER,
|
|
|
|
} translate_t;
|
|
|
|
|
2010-05-05 13:19:50 +02:00
|
|
|
static struct device root;
|
|
|
|
static struct device mainboard = {
|
|
|
|
.name = "mainboard",
|
|
|
|
.name_underscore = "mainboard",
|
|
|
|
.id = 0,
|
|
|
|
.chip = &mainboard,
|
|
|
|
.type = chip,
|
2012-07-26 21:46:48 +02:00
|
|
|
#ifdef MAINBOARDS_HAVE_CHIP_H
|
2010-05-05 13:19:50 +02:00
|
|
|
.chiph_exists = 1,
|
2012-07-26 21:46:48 +02:00
|
|
|
#else
|
|
|
|
.chiph_exists = 0,
|
|
|
|
#endif
|
2010-05-05 13:19:50 +02:00
|
|
|
.children = &root
|
|
|
|
};
|
|
|
|
|
|
|
|
static struct device root = {
|
|
|
|
.name = "dev_root",
|
|
|
|
.name_underscore = "dev_root",
|
|
|
|
.id = 0,
|
|
|
|
.chip = &mainboard,
|
|
|
|
.type = device,
|
|
|
|
.path = " .type = DEVICE_PATH_ROOT ",
|
|
|
|
.ops = "&default_dev_ops_root",
|
|
|
|
.parent = &root,
|
|
|
|
.bus = &root,
|
|
|
|
.enabled = 1
|
|
|
|
};
|
|
|
|
|
2010-05-05 14:05:25 +02:00
|
|
|
static struct device *new_dev(struct device *parent, struct device *bus) {
|
2010-05-05 13:19:50 +02:00
|
|
|
struct device *dev = malloc(sizeof(struct device));
|
|
|
|
memset(dev, 0, sizeof(struct device));
|
|
|
|
dev->id = ++devcount;
|
2010-05-05 14:05:25 +02:00
|
|
|
dev->parent = parent;
|
|
|
|
dev->bus = bus;
|
2011-03-01 20:58:15 +01:00
|
|
|
dev->subsystem_vendor = -1;
|
|
|
|
dev->subsystem_device = -1;
|
2010-05-05 13:19:50 +02:00
|
|
|
head->next = dev;
|
|
|
|
head = dev;
|
|
|
|
return dev;
|
|
|
|
}
|
|
|
|
|
|
|
|
static int device_match(struct device *a, struct device *b) {
|
|
|
|
if ((a->bustype == b->bustype) && (a->bus == b->bus) && (a->path_a == b->path_a) && (a->path_b == b->path_b))
|
|
|
|
return 1;
|
|
|
|
return 0;
|
|
|
|
}
|
|
|
|
|
|
|
|
void fold_in(struct device *parent) {
|
|
|
|
struct device *child = parent->children;
|
|
|
|
struct device *latest = 0;
|
|
|
|
while (child != latest) {
|
|
|
|
if (child->children) {
|
|
|
|
if (!latest) latest = child->children;
|
|
|
|
parent->latestchild->next_sibling = child->children;
|
|
|
|
parent->latestchild = child->latestchild;
|
|
|
|
}
|
|
|
|
child = child->next_sibling;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
int yywrap(void) {
|
|
|
|
return 1;
|
|
|
|
}
|
|
|
|
|
|
|
|
void yyerror (char const *str)
|
|
|
|
{
|
2010-08-16 20:21:56 +02:00
|
|
|
extern char *yytext;
|
|
|
|
fprintf (stderr, "line %d: %s: %s\n", linenum + 1, yytext, str);
|
|
|
|
exit(1);
|
2010-05-05 13:19:50 +02:00
|
|
|
}
|
|
|
|
|
|
|
|
void postprocess_devtree(void) {
|
|
|
|
root.next_sibling = root.children;
|
|
|
|
root.next_sibling->next_sibling = root.next_sibling->children;
|
|
|
|
|
|
|
|
struct device *dev = &root;
|
|
|
|
while (dev) {
|
|
|
|
/* skip "chip" elements in children chain */
|
|
|
|
while (dev->children && (dev->children->type == chip)) dev->children = dev->children->children;
|
|
|
|
/* skip "chip" elements and functions of the same device in sibling chain */
|
|
|
|
while (dev->sibling && dev->sibling->used) dev->sibling = dev->sibling->sibling;
|
|
|
|
/* If end of chain, and parent is a chip, move on */
|
|
|
|
if (!dev->sibling && (dev->parent->type == chip)) dev->sibling = dev->parent->sibling;
|
|
|
|
/* skip chips */
|
|
|
|
while (dev->sibling && dev->sibling->type == chip) dev->sibling = dev->sibling->children;
|
|
|
|
/* skip duplicate function elements in nextdev chain */
|
|
|
|
while (dev->nextdev && dev->nextdev->used) dev->nextdev = dev->nextdev->nextdev;
|
|
|
|
dev = dev->next_sibling;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2012-03-18 19:19:28 +01:00
|
|
|
char * translate_name(const char *str, translate_t mode)
|
2011-12-05 19:33:55 +01:00
|
|
|
{
|
2012-03-18 19:19:28 +01:00
|
|
|
char *b, *c;
|
|
|
|
b = c = strdup(str);
|
|
|
|
while (c && *c) {
|
|
|
|
if ((mode == SPLIT_1ST) && (*c == '/')) {
|
|
|
|
*c = 0;
|
|
|
|
break;
|
|
|
|
}
|
2011-12-05 19:33:55 +01:00
|
|
|
if (*c == '/') *c = '_';
|
|
|
|
if (*c == '-') *c = '_';
|
2012-03-18 19:19:28 +01:00
|
|
|
if (mode == TO_UPPER)
|
2011-12-05 19:33:55 +01:00
|
|
|
*c = toupper(*c);
|
2012-03-18 19:19:28 +01:00
|
|
|
if (mode == TO_LOWER)
|
|
|
|
*c = tolower(*c);
|
|
|
|
c++;
|
2011-12-05 19:33:55 +01:00
|
|
|
}
|
2012-03-18 19:19:28 +01:00
|
|
|
return b;
|
2011-12-05 19:33:55 +01:00
|
|
|
}
|
|
|
|
|
2010-05-05 14:05:25 +02:00
|
|
|
struct device *new_chip(struct device *parent, struct device *bus, char *path) {
|
|
|
|
struct device *new_chip = new_dev(parent, bus);
|
2010-05-05 13:19:50 +02:00
|
|
|
new_chip->chiph_exists = 1;
|
|
|
|
new_chip->name = path;
|
2012-03-18 19:19:28 +01:00
|
|
|
new_chip->name_underscore = translate_name(new_chip->name, UNSLASH);
|
2010-05-05 13:19:50 +02:00
|
|
|
new_chip->type = chip;
|
|
|
|
new_chip->chip = new_chip;
|
|
|
|
|
|
|
|
struct stat st;
|
2011-12-05 19:33:55 +01:00
|
|
|
char *chip_h = malloc(strlen(path)+18);
|
2011-10-14 21:41:46 +02:00
|
|
|
sprintf(chip_h, "src/%s", path);
|
|
|
|
if ((stat(chip_h, &st) == -1) && (errno == ENOENT)) {
|
|
|
|
fprintf(stderr, "ERROR: Chip component %s does not exist.\n",
|
|
|
|
path);
|
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
|
2011-12-05 19:33:55 +01:00
|
|
|
if (scan_mode == STATIC_MODE)
|
|
|
|
sprintf(chip_h, "src/%s/chip.h", path);
|
|
|
|
else if (scan_mode == BOOTBLOCK_MODE)
|
|
|
|
sprintf(chip_h, "src/%s/bootblock.c", path);
|
|
|
|
|
|
|
|
if ((scan_mode == STATIC_MODE) || (scan_mode == BOOTBLOCK_MODE)) {
|
|
|
|
if ((stat(chip_h, &st) == -1) && (errno == ENOENT))
|
|
|
|
new_chip->chiph_exists = 0;
|
|
|
|
}
|
2010-05-05 13:19:50 +02:00
|
|
|
|
2010-05-05 14:05:25 +02:00
|
|
|
if (parent->latestchild) {
|
|
|
|
parent->latestchild->next_sibling = new_chip;
|
|
|
|
parent->latestchild->sibling = new_chip;
|
2010-05-05 13:19:50 +02:00
|
|
|
}
|
2010-05-05 14:05:25 +02:00
|
|
|
parent->latestchild = new_chip;
|
|
|
|
if (!parent->children)
|
|
|
|
parent->children = new_chip;
|
2010-05-05 13:19:50 +02:00
|
|
|
return new_chip;
|
|
|
|
}
|
|
|
|
|
|
|
|
void add_header(struct device *dev) {
|
2012-10-07 15:08:32 +02:00
|
|
|
int include_exists = 0;
|
|
|
|
struct header *h = &headers;
|
|
|
|
while (h->next) {
|
|
|
|
int result = strcmp(dev->name, h->next->name);
|
|
|
|
if (result == 0) {
|
|
|
|
include_exists = 1;
|
|
|
|
break;
|
2010-05-05 13:19:50 +02:00
|
|
|
}
|
2012-10-07 15:08:32 +02:00
|
|
|
if (result < 0) break;
|
|
|
|
h = h->next;
|
|
|
|
}
|
|
|
|
if (!include_exists) {
|
|
|
|
struct header *tmp = h->next;
|
|
|
|
h->next = malloc(sizeof(struct header));
|
|
|
|
memset(h->next, 0, sizeof(struct header));
|
|
|
|
h->next->chiph_exists = dev->chiph_exists;
|
|
|
|
h->next->name = dev->name;
|
|
|
|
h->next->next = tmp;
|
2010-05-05 13:19:50 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-05-05 14:05:25 +02:00
|
|
|
struct device *new_device(struct device *parent, struct device *busdev, const int bus, const char *devnum, int enabled) {
|
|
|
|
struct device *new_d = new_dev(parent, busdev);
|
2010-05-05 13:19:50 +02:00
|
|
|
new_d->bustype = bus;
|
|
|
|
|
|
|
|
char *tmp;
|
|
|
|
new_d->path_a = strtol(strdup(devnum), &tmp, 16);
|
|
|
|
if (*tmp == '.') {
|
|
|
|
tmp++;
|
|
|
|
new_d->path_b = strtol(tmp, NULL, 16);
|
|
|
|
}
|
|
|
|
|
|
|
|
char *name = malloc(10);
|
|
|
|
sprintf(name, "_dev%d", new_d->id);
|
|
|
|
new_d->name = name;
|
|
|
|
new_d->name_underscore = name; // shouldn't be necessary, but avoid 0-ptr
|
|
|
|
new_d->type = device;
|
|
|
|
new_d->enabled = enabled;
|
|
|
|
new_d->chip = new_d->parent->chip;
|
|
|
|
|
2010-05-05 14:05:25 +02:00
|
|
|
if (parent->latestchild) {
|
|
|
|
parent->latestchild->next_sibling = new_d;
|
|
|
|
parent->latestchild->sibling = new_d;
|
2010-05-05 13:19:50 +02:00
|
|
|
}
|
2010-05-05 14:05:25 +02:00
|
|
|
parent->latestchild = new_d;
|
|
|
|
if (!parent->children)
|
|
|
|
parent->children = new_d;
|
2010-05-05 13:19:50 +02:00
|
|
|
|
|
|
|
lastdev->nextdev = new_d;
|
|
|
|
lastdev = new_d;
|
2012-06-21 22:19:48 +02:00
|
|
|
|
|
|
|
switch(bus) {
|
|
|
|
case PCI:
|
2010-05-05 13:19:50 +02:00
|
|
|
new_d->path = ".type=DEVICE_PATH_PCI,{.pci={ .devfn = PCI_DEVFN(0x%x,%d)}}";
|
2012-06-21 22:19:48 +02:00
|
|
|
break;
|
|
|
|
|
|
|
|
case PNP:
|
2010-05-05 13:19:50 +02:00
|
|
|
new_d->path = ".type=DEVICE_PATH_PNP,{.pnp={ .port = 0x%x, .device = 0x%x }}";
|
2012-06-21 22:19:48 +02:00
|
|
|
break;
|
|
|
|
|
|
|
|
case I2C:
|
2010-05-05 13:19:50 +02:00
|
|
|
new_d->path = ".type=DEVICE_PATH_I2C,{.i2c={ .device = 0x%x }}";
|
2012-06-21 22:19:48 +02:00
|
|
|
break;
|
|
|
|
|
|
|
|
case APIC:
|
2010-05-05 13:19:50 +02:00
|
|
|
new_d->path = ".type=DEVICE_PATH_APIC,{.apic={ .apic_id = 0x%x }}";
|
2012-06-21 22:19:48 +02:00
|
|
|
break;
|
|
|
|
|
|
|
|
case APIC_CLUSTER:
|
2010-05-05 13:19:50 +02:00
|
|
|
new_d->path = ".type=DEVICE_PATH_APIC_CLUSTER,{.apic_cluster={ .cluster = 0x%x }}";
|
2012-06-21 22:19:48 +02:00
|
|
|
break;
|
|
|
|
|
|
|
|
case PCI_DOMAIN:
|
2010-05-05 13:19:50 +02:00
|
|
|
new_d->path = ".type=DEVICE_PATH_PCI_DOMAIN,{.pci_domain={ .domain = 0x%x }}";
|
2012-06-21 22:19:48 +02:00
|
|
|
break;
|
|
|
|
|
|
|
|
case IOAPIC:
|
|
|
|
new_d->path = ".type=DEVICE_PATH_IOAPIC,{.ioapic={ .ioapic_id = 0x%x }}";
|
|
|
|
break;
|
2010-05-05 13:19:50 +02:00
|
|
|
}
|
|
|
|
return new_d;
|
|
|
|
}
|
|
|
|
|
|
|
|
void alias_siblings(struct device *d) {
|
|
|
|
while (d) {
|
|
|
|
int link = 0;
|
|
|
|
struct device *cmp = d->next_sibling;
|
|
|
|
while (cmp && (cmp->bus == d->bus) && (cmp->path_a == d->path_a) && (cmp->path_b == d->path_b)) {
|
|
|
|
if (cmp->type==device && !cmp->used) {
|
|
|
|
if (device_match(d, cmp)) {
|
|
|
|
d->multidev = 1;
|
|
|
|
|
|
|
|
cmp->id = d->id;
|
|
|
|
cmp->name = d->name;
|
|
|
|
cmp->used = 1;
|
|
|
|
cmp->link = ++link;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
cmp = cmp->next_sibling;
|
|
|
|
}
|
|
|
|
d = d->next_sibling;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2010-05-05 14:05:25 +02:00
|
|
|
void add_resource(struct device *dev, int type, int index, int base) {
|
2010-05-05 13:19:50 +02:00
|
|
|
struct resource *r = malloc(sizeof(struct resource));
|
|
|
|
memset (r, 0, sizeof(struct resource));
|
|
|
|
r->type = type;
|
|
|
|
r->index = index;
|
|
|
|
r->base = base;
|
2010-05-05 14:05:25 +02:00
|
|
|
if (dev->res) {
|
|
|
|
struct resource *head = dev->res;
|
2010-05-05 13:19:50 +02:00
|
|
|
while (head->next) head = head->next;
|
|
|
|
head->next = r;
|
|
|
|
} else {
|
2010-05-05 14:05:25 +02:00
|
|
|
dev->res = r;
|
2010-05-05 13:19:50 +02:00
|
|
|
}
|
2010-05-05 14:05:25 +02:00
|
|
|
dev->rescnt++;
|
2010-05-05 13:19:50 +02:00
|
|
|
}
|
|
|
|
|
2010-05-05 14:05:25 +02:00
|
|
|
void add_register(struct device *dev, char *name, char *val) {
|
2010-05-05 13:19:50 +02:00
|
|
|
struct reg *r = malloc(sizeof(struct reg));
|
|
|
|
memset (r, 0, sizeof(struct reg));
|
|
|
|
r->key = name;
|
|
|
|
r->value = val;
|
2010-05-05 14:05:25 +02:00
|
|
|
if (dev->reg) {
|
|
|
|
struct reg *head = dev->reg;
|
2010-05-05 13:19:50 +02:00
|
|
|
// sorting to be equal to sconfig's behaviour
|
|
|
|
int sort = strcmp(r->key, head->key);
|
|
|
|
if (sort == 0) {
|
|
|
|
printf("ERROR: duplicate 'register' key.\n");
|
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
if (sort<0) {
|
|
|
|
r->next = head;
|
2010-05-05 14:05:25 +02:00
|
|
|
dev->reg = r;
|
2010-05-05 13:19:50 +02:00
|
|
|
} else {
|
|
|
|
while ((head->next) && (strcmp(head->next->key, r->key)<0)) head = head->next;
|
|
|
|
r->next = head->next;
|
|
|
|
head->next = r;
|
|
|
|
}
|
|
|
|
} else {
|
2010-05-05 14:05:25 +02:00
|
|
|
dev->reg = r;
|
2010-05-05 13:19:50 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-03-01 20:58:15 +01:00
|
|
|
void add_pci_subsystem_ids(struct device *dev, int vendor, int device, int inherit)
|
|
|
|
{
|
|
|
|
if (dev->bustype != PCI && dev->bustype != PCI_DOMAIN) {
|
|
|
|
printf("ERROR: 'subsystem' only allowed for PCI devices\n");
|
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
|
|
|
|
dev->subsystem_vendor = vendor;
|
|
|
|
dev->subsystem_device = device;
|
|
|
|
dev->inherit_subsystem = inherit;
|
|
|
|
}
|
|
|
|
|
2012-06-21 22:19:48 +02:00
|
|
|
void add_ioapic_info(struct device *dev, int apicid, const char *_srcpin, int irqpin)
|
|
|
|
{
|
|
|
|
|
|
|
|
int srcpin;
|
|
|
|
|
|
|
|
if (!_srcpin || strlen(_srcpin) < 4 ||strncasecmp(_srcpin, "INT", 3) ||
|
|
|
|
_srcpin[3] < 'A' || _srcpin[3] > 'D') {
|
|
|
|
printf("ERROR: malformed ioapic_irq args: %s\n", _srcpin);
|
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
|
|
|
|
srcpin = _srcpin[3] - 'A';
|
|
|
|
|
|
|
|
if (dev->bustype != PCI && dev->bustype != PCI_DOMAIN) {
|
|
|
|
printf("ERROR: ioapic config only allowed for PCI devices\n");
|
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
|
|
|
|
if (srcpin > 3) {
|
2012-07-20 12:47:06 +02:00
|
|
|
printf("ERROR: srcpin '%d' invalid\n", srcpin);
|
2012-06-21 22:19:48 +02:00
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
dev->pci_irq_info[srcpin].ioapic_irq_pin = irqpin;
|
|
|
|
dev->pci_irq_info[srcpin].ioapic_dst_id = apicid;
|
|
|
|
}
|
|
|
|
|
2010-05-05 13:19:50 +02:00
|
|
|
static void pass0(FILE *fil, struct device *ptr) {
|
2010-06-10 00:41:35 +02:00
|
|
|
if (ptr->type == device && ptr->id == 0)
|
Make the device tree available in the rom stage
We thought about two ways to do this change. The way we decided to try
was to
1. drop all ops from devices in romstage
2. constify all devices in romstage (make them read-only) so we can
compile static.c into romstage
3. the device tree "devices" can be used to read configuration from
the device tree (and nothing else, really)
4. the device tree devices are accessed through struct device * in
romstage only. device_t stays the typedef to int in romstage
5. Use the same static.c file in ramstage and romstage
We declare structs as follows:
ROMSTAGE_CONST struct bus dev_root_links[];
ROMSTAGE_CONST is const in romstage and empty in ramstage; This
forces all of the device tree into the text area.
So a struct looks like this:
static ROMSTAGE_CONST struct device _dev21 = {
#ifndef __PRE_RAM__
.ops = 0,
#endif
.bus = &_dev7_links[0],
.path = {.type=DEVICE_PATH_PCI,{.pci={ .devfn = PCI_DEVFN(0x1c,3)}}},
.enabled = 0,
.on_mainboard = 1,
.subsystem_vendor = 0x1ae0,
.subsystem_device = 0xc000,
.link_list = NULL,
.sibling = &_dev22,
#ifndef __PRE_RAM__
.chip_ops = &southbridge_intel_bd82x6x_ops,
#endif
.chip_info = &southbridge_intel_bd82x6x_info_10,
.next=&_dev22
};
Change-Id: I722454d8d3c40baf7df989f5a6891f6ba7db5727
Signed-off-by: Ronald G. Minnich <rminnich@chromium.org>
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/1398
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2012-08-01 01:47:25 +02:00
|
|
|
fprintf(fil, "ROMSTAGE_CONST struct bus %s_links[];\n", ptr->name);
|
|
|
|
|
2010-05-21 16:33:48 +02:00
|
|
|
if ((ptr->type == device) && (ptr->id != 0) && (!ptr->used)) {
|
Make the device tree available in the rom stage
We thought about two ways to do this change. The way we decided to try
was to
1. drop all ops from devices in romstage
2. constify all devices in romstage (make them read-only) so we can
compile static.c into romstage
3. the device tree "devices" can be used to read configuration from
the device tree (and nothing else, really)
4. the device tree devices are accessed through struct device * in
romstage only. device_t stays the typedef to int in romstage
5. Use the same static.c file in ramstage and romstage
We declare structs as follows:
ROMSTAGE_CONST struct bus dev_root_links[];
ROMSTAGE_CONST is const in romstage and empty in ramstage; This
forces all of the device tree into the text area.
So a struct looks like this:
static ROMSTAGE_CONST struct device _dev21 = {
#ifndef __PRE_RAM__
.ops = 0,
#endif
.bus = &_dev7_links[0],
.path = {.type=DEVICE_PATH_PCI,{.pci={ .devfn = PCI_DEVFN(0x1c,3)}}},
.enabled = 0,
.on_mainboard = 1,
.subsystem_vendor = 0x1ae0,
.subsystem_device = 0xc000,
.link_list = NULL,
.sibling = &_dev22,
#ifndef __PRE_RAM__
.chip_ops = &southbridge_intel_bd82x6x_ops,
#endif
.chip_info = &southbridge_intel_bd82x6x_info_10,
.next=&_dev22
};
Change-Id: I722454d8d3c40baf7df989f5a6891f6ba7db5727
Signed-off-by: Ronald G. Minnich <rminnich@chromium.org>
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/1398
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2012-08-01 01:47:25 +02:00
|
|
|
fprintf(fil, "ROMSTAGE_CONST static struct device %s;\n", ptr->name);
|
2010-05-21 16:33:48 +02:00
|
|
|
if (ptr->rescnt > 0)
|
Make the device tree available in the rom stage
We thought about two ways to do this change. The way we decided to try
was to
1. drop all ops from devices in romstage
2. constify all devices in romstage (make them read-only) so we can
compile static.c into romstage
3. the device tree "devices" can be used to read configuration from
the device tree (and nothing else, really)
4. the device tree devices are accessed through struct device * in
romstage only. device_t stays the typedef to int in romstage
5. Use the same static.c file in ramstage and romstage
We declare structs as follows:
ROMSTAGE_CONST struct bus dev_root_links[];
ROMSTAGE_CONST is const in romstage and empty in ramstage; This
forces all of the device tree into the text area.
So a struct looks like this:
static ROMSTAGE_CONST struct device _dev21 = {
#ifndef __PRE_RAM__
.ops = 0,
#endif
.bus = &_dev7_links[0],
.path = {.type=DEVICE_PATH_PCI,{.pci={ .devfn = PCI_DEVFN(0x1c,3)}}},
.enabled = 0,
.on_mainboard = 1,
.subsystem_vendor = 0x1ae0,
.subsystem_device = 0xc000,
.link_list = NULL,
.sibling = &_dev22,
#ifndef __PRE_RAM__
.chip_ops = &southbridge_intel_bd82x6x_ops,
#endif
.chip_info = &southbridge_intel_bd82x6x_info_10,
.next=&_dev22
};
Change-Id: I722454d8d3c40baf7df989f5a6891f6ba7db5727
Signed-off-by: Ronald G. Minnich <rminnich@chromium.org>
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/1398
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2012-08-01 01:47:25 +02:00
|
|
|
fprintf(fil, "ROMSTAGE_CONST struct resource %s_res[];\n", ptr->name);
|
2010-06-10 00:41:35 +02:00
|
|
|
if (ptr->children || ptr->multidev)
|
Make the device tree available in the rom stage
We thought about two ways to do this change. The way we decided to try
was to
1. drop all ops from devices in romstage
2. constify all devices in romstage (make them read-only) so we can
compile static.c into romstage
3. the device tree "devices" can be used to read configuration from
the device tree (and nothing else, really)
4. the device tree devices are accessed through struct device * in
romstage only. device_t stays the typedef to int in romstage
5. Use the same static.c file in ramstage and romstage
We declare structs as follows:
ROMSTAGE_CONST struct bus dev_root_links[];
ROMSTAGE_CONST is const in romstage and empty in ramstage; This
forces all of the device tree into the text area.
So a struct looks like this:
static ROMSTAGE_CONST struct device _dev21 = {
#ifndef __PRE_RAM__
.ops = 0,
#endif
.bus = &_dev7_links[0],
.path = {.type=DEVICE_PATH_PCI,{.pci={ .devfn = PCI_DEVFN(0x1c,3)}}},
.enabled = 0,
.on_mainboard = 1,
.subsystem_vendor = 0x1ae0,
.subsystem_device = 0xc000,
.link_list = NULL,
.sibling = &_dev22,
#ifndef __PRE_RAM__
.chip_ops = &southbridge_intel_bd82x6x_ops,
#endif
.chip_info = &southbridge_intel_bd82x6x_info_10,
.next=&_dev22
};
Change-Id: I722454d8d3c40baf7df989f5a6891f6ba7db5727
Signed-off-by: Ronald G. Minnich <rminnich@chromium.org>
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/1398
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2012-08-01 01:47:25 +02:00
|
|
|
fprintf(fil, "ROMSTAGE_CONST struct bus %s_links[];\n",
|
|
|
|
ptr->name);
|
2010-05-21 16:33:48 +02:00
|
|
|
}
|
2010-05-05 13:19:50 +02:00
|
|
|
}
|
|
|
|
|
2012-06-21 22:19:48 +02:00
|
|
|
static void pass1(FILE *fil, struct device *ptr)
|
|
|
|
{
|
|
|
|
int pin;
|
2010-05-05 13:19:50 +02:00
|
|
|
if (!ptr->used && (ptr->type == device)) {
|
2010-08-09 14:02:00 +02:00
|
|
|
if (ptr->id != 0)
|
2012-05-30 16:26:30 +02:00
|
|
|
fprintf(fil, "static ");
|
Make the device tree available in the rom stage
We thought about two ways to do this change. The way we decided to try
was to
1. drop all ops from devices in romstage
2. constify all devices in romstage (make them read-only) so we can
compile static.c into romstage
3. the device tree "devices" can be used to read configuration from
the device tree (and nothing else, really)
4. the device tree devices are accessed through struct device * in
romstage only. device_t stays the typedef to int in romstage
5. Use the same static.c file in ramstage and romstage
We declare structs as follows:
ROMSTAGE_CONST struct bus dev_root_links[];
ROMSTAGE_CONST is const in romstage and empty in ramstage; This
forces all of the device tree into the text area.
So a struct looks like this:
static ROMSTAGE_CONST struct device _dev21 = {
#ifndef __PRE_RAM__
.ops = 0,
#endif
.bus = &_dev7_links[0],
.path = {.type=DEVICE_PATH_PCI,{.pci={ .devfn = PCI_DEVFN(0x1c,3)}}},
.enabled = 0,
.on_mainboard = 1,
.subsystem_vendor = 0x1ae0,
.subsystem_device = 0xc000,
.link_list = NULL,
.sibling = &_dev22,
#ifndef __PRE_RAM__
.chip_ops = &southbridge_intel_bd82x6x_ops,
#endif
.chip_info = &southbridge_intel_bd82x6x_info_10,
.next=&_dev22
};
Change-Id: I722454d8d3c40baf7df989f5a6891f6ba7db5727
Signed-off-by: Ronald G. Minnich <rminnich@chromium.org>
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/1398
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2012-08-01 01:47:25 +02:00
|
|
|
fprintf(fil, "ROMSTAGE_CONST struct device %s = {\n", ptr->name);
|
|
|
|
fprintf(fil, "#ifndef __PRE_RAM__\n");
|
2010-05-05 13:19:50 +02:00
|
|
|
fprintf(fil, "\t.ops = %s,\n", (ptr->ops)?(ptr->ops):"0");
|
Make the device tree available in the rom stage
We thought about two ways to do this change. The way we decided to try
was to
1. drop all ops from devices in romstage
2. constify all devices in romstage (make them read-only) so we can
compile static.c into romstage
3. the device tree "devices" can be used to read configuration from
the device tree (and nothing else, really)
4. the device tree devices are accessed through struct device * in
romstage only. device_t stays the typedef to int in romstage
5. Use the same static.c file in ramstage and romstage
We declare structs as follows:
ROMSTAGE_CONST struct bus dev_root_links[];
ROMSTAGE_CONST is const in romstage and empty in ramstage; This
forces all of the device tree into the text area.
So a struct looks like this:
static ROMSTAGE_CONST struct device _dev21 = {
#ifndef __PRE_RAM__
.ops = 0,
#endif
.bus = &_dev7_links[0],
.path = {.type=DEVICE_PATH_PCI,{.pci={ .devfn = PCI_DEVFN(0x1c,3)}}},
.enabled = 0,
.on_mainboard = 1,
.subsystem_vendor = 0x1ae0,
.subsystem_device = 0xc000,
.link_list = NULL,
.sibling = &_dev22,
#ifndef __PRE_RAM__
.chip_ops = &southbridge_intel_bd82x6x_ops,
#endif
.chip_info = &southbridge_intel_bd82x6x_info_10,
.next=&_dev22
};
Change-Id: I722454d8d3c40baf7df989f5a6891f6ba7db5727
Signed-off-by: Ronald G. Minnich <rminnich@chromium.org>
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/1398
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2012-08-01 01:47:25 +02:00
|
|
|
fprintf(fil, "#endif\n");
|
2010-06-10 00:41:35 +02:00
|
|
|
fprintf(fil, "\t.bus = &%s_links[%d],\n", ptr->bus->name, ptr->bus->link);
|
2010-05-05 13:19:50 +02:00
|
|
|
fprintf(fil, "\t.path = {");
|
|
|
|
fprintf(fil, ptr->path, ptr->path_a, ptr->path_b);
|
|
|
|
fprintf(fil, "},\n");
|
|
|
|
fprintf(fil, "\t.enabled = %d,\n", ptr->enabled);
|
|
|
|
fprintf(fil, "\t.on_mainboard = 1,\n");
|
2011-03-01 20:58:15 +01:00
|
|
|
if (ptr->subsystem_vendor > 0)
|
|
|
|
fprintf(fil, "\t.subsystem_vendor = 0x%04x,\n", ptr->subsystem_vendor);
|
|
|
|
|
2012-06-21 22:19:48 +02:00
|
|
|
for(pin = 0; pin < 4; pin++) {
|
|
|
|
if (ptr->pci_irq_info[pin].ioapic_irq_pin > 0)
|
|
|
|
fprintf(fil, "\t.pci_irq_info[%d].ioapic_irq_pin = %d,\n", pin, ptr->pci_irq_info[pin].ioapic_irq_pin);
|
|
|
|
|
|
|
|
if (ptr->pci_irq_info[pin].ioapic_dst_id > 0)
|
|
|
|
fprintf(fil, "\t.pci_irq_info[%d].ioapic_dst_id = %d,\n", pin, ptr->pci_irq_info[pin].ioapic_dst_id);
|
|
|
|
}
|
|
|
|
|
2011-03-01 20:58:15 +01:00
|
|
|
if (ptr->subsystem_device > 0)
|
|
|
|
fprintf(fil, "\t.subsystem_device = 0x%04x,\n", ptr->subsystem_device);
|
|
|
|
|
2010-05-05 13:19:50 +02:00
|
|
|
if (ptr->rescnt > 0) {
|
2010-05-21 16:33:48 +02:00
|
|
|
fprintf(fil, "\t.resource_list = &%s_res[0],\n", ptr->name);
|
2010-05-05 13:19:50 +02:00
|
|
|
}
|
|
|
|
int link = 0;
|
2010-06-10 00:41:35 +02:00
|
|
|
if (ptr->children || ptr->multidev)
|
|
|
|
fprintf(fil, "\t.link_list = &%s_links[0],\n", ptr->name);
|
|
|
|
else
|
2012-05-30 16:26:30 +02:00
|
|
|
fprintf(fil, "\t.link_list = NULL,\n");
|
2010-05-05 13:19:50 +02:00
|
|
|
if (ptr->sibling)
|
|
|
|
fprintf(fil, "\t.sibling = &%s,\n", ptr->sibling->name);
|
2012-10-07 15:08:32 +02:00
|
|
|
fprintf(fil, "#ifndef __PRE_RAM__\n");
|
|
|
|
fprintf(fil, "\t.chip_ops = &%s_ops,\n", ptr->chip->name_underscore);
|
2012-10-09 21:28:56 +02:00
|
|
|
if (ptr->chip->chip == &mainboard)
|
|
|
|
fprintf(fil, "\t.name = mainboard_name,\n");
|
2012-10-07 15:08:32 +02:00
|
|
|
fprintf(fil, "#endif\n");
|
|
|
|
if (ptr->chip->chiph_exists)
|
2010-05-05 13:19:50 +02:00
|
|
|
fprintf(fil, "\t.chip_info = &%s_info_%d,\n", ptr->chip->name_underscore, ptr->chip->id);
|
|
|
|
if (ptr->nextdev)
|
|
|
|
fprintf(fil, "\t.next=&%s\n", ptr->nextdev->name);
|
|
|
|
fprintf(fil, "};\n");
|
|
|
|
}
|
2010-05-21 16:33:48 +02:00
|
|
|
if (ptr->rescnt > 0) {
|
|
|
|
int i=1;
|
Make the device tree available in the rom stage
We thought about two ways to do this change. The way we decided to try
was to
1. drop all ops from devices in romstage
2. constify all devices in romstage (make them read-only) so we can
compile static.c into romstage
3. the device tree "devices" can be used to read configuration from
the device tree (and nothing else, really)
4. the device tree devices are accessed through struct device * in
romstage only. device_t stays the typedef to int in romstage
5. Use the same static.c file in ramstage and romstage
We declare structs as follows:
ROMSTAGE_CONST struct bus dev_root_links[];
ROMSTAGE_CONST is const in romstage and empty in ramstage; This
forces all of the device tree into the text area.
So a struct looks like this:
static ROMSTAGE_CONST struct device _dev21 = {
#ifndef __PRE_RAM__
.ops = 0,
#endif
.bus = &_dev7_links[0],
.path = {.type=DEVICE_PATH_PCI,{.pci={ .devfn = PCI_DEVFN(0x1c,3)}}},
.enabled = 0,
.on_mainboard = 1,
.subsystem_vendor = 0x1ae0,
.subsystem_device = 0xc000,
.link_list = NULL,
.sibling = &_dev22,
#ifndef __PRE_RAM__
.chip_ops = &southbridge_intel_bd82x6x_ops,
#endif
.chip_info = &southbridge_intel_bd82x6x_info_10,
.next=&_dev22
};
Change-Id: I722454d8d3c40baf7df989f5a6891f6ba7db5727
Signed-off-by: Ronald G. Minnich <rminnich@chromium.org>
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/1398
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2012-08-01 01:47:25 +02:00
|
|
|
fprintf(fil, "ROMSTAGE_CONST struct resource %s_res[] = {\n",
|
|
|
|
ptr->name);
|
2010-05-21 16:33:48 +02:00
|
|
|
struct resource *r = ptr->res;
|
|
|
|
while (r) {
|
|
|
|
fprintf(fil, "\t\t{ .flags=IORESOURCE_FIXED | IORESOURCE_ASSIGNED | IORESOURCE_");
|
|
|
|
if (r->type == IRQ) fprintf(fil, "IRQ");
|
|
|
|
if (r->type == DRQ) fprintf(fil, "DRQ");
|
|
|
|
if (r->type == IO) fprintf(fil, "IO");
|
|
|
|
fprintf(fil, ", .index=0x%x, .base=0x%x,", r->index, r->base);
|
|
|
|
if (r->next)
|
|
|
|
fprintf(fil, ".next=&%s_res[%d]},\n", ptr->name, i++);
|
|
|
|
else
|
|
|
|
fprintf(fil, ".next=NULL },\n");
|
|
|
|
r = r->next;
|
|
|
|
}
|
|
|
|
fprintf(fil, "\t };\n");
|
|
|
|
}
|
2010-06-10 00:41:35 +02:00
|
|
|
if (!ptr->used && ptr->type == device && (ptr->children || ptr->multidev)) {
|
Make the device tree available in the rom stage
We thought about two ways to do this change. The way we decided to try
was to
1. drop all ops from devices in romstage
2. constify all devices in romstage (make them read-only) so we can
compile static.c into romstage
3. the device tree "devices" can be used to read configuration from
the device tree (and nothing else, really)
4. the device tree devices are accessed through struct device * in
romstage only. device_t stays the typedef to int in romstage
5. Use the same static.c file in ramstage and romstage
We declare structs as follows:
ROMSTAGE_CONST struct bus dev_root_links[];
ROMSTAGE_CONST is const in romstage and empty in ramstage; This
forces all of the device tree into the text area.
So a struct looks like this:
static ROMSTAGE_CONST struct device _dev21 = {
#ifndef __PRE_RAM__
.ops = 0,
#endif
.bus = &_dev7_links[0],
.path = {.type=DEVICE_PATH_PCI,{.pci={ .devfn = PCI_DEVFN(0x1c,3)}}},
.enabled = 0,
.on_mainboard = 1,
.subsystem_vendor = 0x1ae0,
.subsystem_device = 0xc000,
.link_list = NULL,
.sibling = &_dev22,
#ifndef __PRE_RAM__
.chip_ops = &southbridge_intel_bd82x6x_ops,
#endif
.chip_info = &southbridge_intel_bd82x6x_info_10,
.next=&_dev22
};
Change-Id: I722454d8d3c40baf7df989f5a6891f6ba7db5727
Signed-off-by: Ronald G. Minnich <rminnich@chromium.org>
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/1398
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2012-08-01 01:47:25 +02:00
|
|
|
fprintf(fil, "ROMSTAGE_CONST struct bus %s_links[] = {\n", ptr->name);
|
2010-06-10 00:41:35 +02:00
|
|
|
if (ptr->multidev) {
|
|
|
|
struct device *d = ptr;
|
|
|
|
while (d) {
|
|
|
|
if (device_match(d, ptr)) {
|
|
|
|
fprintf(fil, "\t\t[%d] = {\n", d->link);
|
|
|
|
fprintf(fil, "\t\t\t.link_num = %d,\n", d->link);
|
|
|
|
fprintf(fil, "\t\t\t.dev = &%s,\n", d->name);
|
|
|
|
if (d->children)
|
|
|
|
fprintf(fil, "\t\t\t.children = &%s,\n", d->children->name);
|
2010-06-10 06:06:52 +02:00
|
|
|
if (d->next_sibling && device_match(d->next_sibling, ptr))
|
2010-06-10 00:41:35 +02:00
|
|
|
fprintf(fil, "\t\t\t.next=&%s_links[%d],\n", d->name, d->link+1);
|
|
|
|
else
|
|
|
|
fprintf(fil, "\t\t\t.next = NULL,\n");
|
|
|
|
fprintf(fil, "\t\t},\n");
|
|
|
|
}
|
|
|
|
d = d->next_sibling;
|
|
|
|
}
|
|
|
|
} else {
|
|
|
|
if (ptr->children) {
|
|
|
|
fprintf(fil, "\t\t[0] = {\n");
|
|
|
|
fprintf(fil, "\t\t\t.link_num = 0,\n");
|
|
|
|
fprintf(fil, "\t\t\t.dev = &%s,\n", ptr->name);
|
|
|
|
fprintf(fil, "\t\t\t.children = &%s,\n", ptr->children->name);
|
|
|
|
fprintf(fil, "\t\t\t.next = NULL,\n");
|
|
|
|
fprintf(fil, "\t\t},\n");
|
|
|
|
}
|
|
|
|
}
|
|
|
|
fprintf(fil, "\t};\n");
|
|
|
|
}
|
2010-05-05 13:19:50 +02:00
|
|
|
if ((ptr->type == chip) && (ptr->chiph_exists)) {
|
|
|
|
if (ptr->reg) {
|
Make the device tree available in the rom stage
We thought about two ways to do this change. The way we decided to try
was to
1. drop all ops from devices in romstage
2. constify all devices in romstage (make them read-only) so we can
compile static.c into romstage
3. the device tree "devices" can be used to read configuration from
the device tree (and nothing else, really)
4. the device tree devices are accessed through struct device * in
romstage only. device_t stays the typedef to int in romstage
5. Use the same static.c file in ramstage and romstage
We declare structs as follows:
ROMSTAGE_CONST struct bus dev_root_links[];
ROMSTAGE_CONST is const in romstage and empty in ramstage; This
forces all of the device tree into the text area.
So a struct looks like this:
static ROMSTAGE_CONST struct device _dev21 = {
#ifndef __PRE_RAM__
.ops = 0,
#endif
.bus = &_dev7_links[0],
.path = {.type=DEVICE_PATH_PCI,{.pci={ .devfn = PCI_DEVFN(0x1c,3)}}},
.enabled = 0,
.on_mainboard = 1,
.subsystem_vendor = 0x1ae0,
.subsystem_device = 0xc000,
.link_list = NULL,
.sibling = &_dev22,
#ifndef __PRE_RAM__
.chip_ops = &southbridge_intel_bd82x6x_ops,
#endif
.chip_info = &southbridge_intel_bd82x6x_info_10,
.next=&_dev22
};
Change-Id: I722454d8d3c40baf7df989f5a6891f6ba7db5727
Signed-off-by: Ronald G. Minnich <rminnich@chromium.org>
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/1398
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2012-08-01 01:47:25 +02:00
|
|
|
fprintf(fil, "ROMSTAGE_CONST struct %s_config ROMSTAGE_CONST %s_info_%d = {\n",
|
|
|
|
ptr->name_underscore, ptr->name_underscore,
|
|
|
|
ptr->id);
|
2010-05-05 13:19:50 +02:00
|
|
|
struct reg *r = ptr->reg;
|
|
|
|
while (r) {
|
|
|
|
fprintf(fil, "\t.%s = %s,\n", r->key, r->value);
|
|
|
|
r = r->next;
|
|
|
|
}
|
|
|
|
fprintf(fil, "};\n\n");
|
|
|
|
} else {
|
Make the device tree available in the rom stage
We thought about two ways to do this change. The way we decided to try
was to
1. drop all ops from devices in romstage
2. constify all devices in romstage (make them read-only) so we can
compile static.c into romstage
3. the device tree "devices" can be used to read configuration from
the device tree (and nothing else, really)
4. the device tree devices are accessed through struct device * in
romstage only. device_t stays the typedef to int in romstage
5. Use the same static.c file in ramstage and romstage
We declare structs as follows:
ROMSTAGE_CONST struct bus dev_root_links[];
ROMSTAGE_CONST is const in romstage and empty in ramstage; This
forces all of the device tree into the text area.
So a struct looks like this:
static ROMSTAGE_CONST struct device _dev21 = {
#ifndef __PRE_RAM__
.ops = 0,
#endif
.bus = &_dev7_links[0],
.path = {.type=DEVICE_PATH_PCI,{.pci={ .devfn = PCI_DEVFN(0x1c,3)}}},
.enabled = 0,
.on_mainboard = 1,
.subsystem_vendor = 0x1ae0,
.subsystem_device = 0xc000,
.link_list = NULL,
.sibling = &_dev22,
#ifndef __PRE_RAM__
.chip_ops = &southbridge_intel_bd82x6x_ops,
#endif
.chip_info = &southbridge_intel_bd82x6x_info_10,
.next=&_dev22
};
Change-Id: I722454d8d3c40baf7df989f5a6891f6ba7db5727
Signed-off-by: Ronald G. Minnich <rminnich@chromium.org>
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/1398
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2012-08-01 01:47:25 +02:00
|
|
|
fprintf(fil, "ROMSTAGE_CONST struct %s_config ROMSTAGE_CONST %s_info_%d = { };\n",
|
2011-12-05 19:33:55 +01:00
|
|
|
ptr->name_underscore, ptr->name_underscore, ptr->id);
|
2010-05-05 13:19:50 +02:00
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
static void walk_device_tree(FILE *fil, struct device *ptr, void (*func)(FILE *, struct device*), struct device *chips) {
|
|
|
|
do {
|
|
|
|
func(fil, ptr);
|
|
|
|
ptr = ptr->next_sibling;
|
|
|
|
} while (ptr);
|
|
|
|
}
|
|
|
|
|
2011-03-01 20:58:15 +01:00
|
|
|
static void inherit_subsystem_ids(FILE *file, struct device *dev)
|
|
|
|
{
|
|
|
|
struct device *p;
|
|
|
|
|
|
|
|
if (dev->subsystem_vendor != -1 && dev->subsystem_device != -1) {
|
|
|
|
/* user already gave us a subsystem vendor/device */
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
2011-03-01 22:57:11 +01:00
|
|
|
for(p = dev; p && p != p->parent; p = p->parent) {
|
2011-03-01 20:58:15 +01:00
|
|
|
|
|
|
|
if (p->bustype != PCI && p->bustype != PCI_DOMAIN)
|
|
|
|
continue;
|
|
|
|
|
|
|
|
if (p->inherit_subsystem) {
|
|
|
|
dev->subsystem_vendor = p->subsystem_vendor;
|
|
|
|
dev->subsystem_device = p->subsystem_device;
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
2011-12-05 19:33:55 +01:00
|
|
|
static void usage(void)
|
|
|
|
{
|
|
|
|
printf("usage: sconfig vendor/mainboard outputdir [-{s|b|k} outputfile]\n");
|
|
|
|
printf("\t-s file\tcreate ramstage static device map\n");
|
|
|
|
printf("\t-b file\tcreate bootblock init_mainboard()\n");
|
|
|
|
printf("\t-k file\tcreate Kconfig devicetree section\n");
|
|
|
|
printf("Defaults to \"-s static.c\" if no {s|b|k} specified.\n");
|
|
|
|
exit (1);
|
|
|
|
}
|
|
|
|
|
|
|
|
|
2010-05-05 13:19:50 +02:00
|
|
|
int main(int argc, char** argv) {
|
2011-12-05 19:33:55 +01:00
|
|
|
if (argc < 3)
|
|
|
|
usage();
|
|
|
|
|
2010-05-05 13:19:50 +02:00
|
|
|
char *mainboard=argv[1];
|
|
|
|
char *outputdir=argv[2];
|
|
|
|
char *devtree=malloc(strlen(mainboard)+30);
|
|
|
|
sprintf(devtree, "src/mainboard/%s/devicetree.cb", mainboard);
|
2011-12-05 19:33:55 +01:00
|
|
|
char *outputc;
|
2010-05-05 13:19:50 +02:00
|
|
|
|
2011-12-05 19:33:55 +01:00
|
|
|
if (argc == 3) {
|
|
|
|
scan_mode = STATIC_MODE;
|
|
|
|
outputc=malloc(strlen(outputdir)+20);
|
|
|
|
sprintf(outputc, "%s/static.c", outputdir);
|
|
|
|
} else if ((argc == 5) && (argv[3][0] == '-') && (argv[3][2] == 0)) {
|
|
|
|
|
|
|
|
switch (argv[3][1]) {
|
|
|
|
case 's':
|
|
|
|
scan_mode = STATIC_MODE;
|
|
|
|
break;
|
|
|
|
case 'b':
|
|
|
|
scan_mode = BOOTBLOCK_MODE;
|
|
|
|
break;
|
|
|
|
case 'k':
|
|
|
|
scan_mode = KCONFIG_MODE;
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
usage();
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
char *outputfile=argv[4];
|
|
|
|
|
|
|
|
outputc=malloc(strlen(outputdir)+strlen(outputfile)+2);
|
|
|
|
sprintf(outputc, "%s/%s", outputdir, outputfile);
|
|
|
|
}
|
|
|
|
|
|
|
|
headers.next = 0;
|
2012-07-26 21:46:48 +02:00
|
|
|
#ifdef MAINBOARDS_HAVE_CHIP_H
|
2011-12-05 19:33:55 +01:00
|
|
|
if (scan_mode == STATIC_MODE) {
|
|
|
|
headers.next = malloc(sizeof(struct header));
|
|
|
|
headers.next->name = malloc(strlen(mainboard)+12);
|
|
|
|
headers.next->next = 0;
|
|
|
|
sprintf(headers.next->name, "mainboard/%s", mainboard);
|
|
|
|
}
|
2012-07-26 21:46:48 +02:00
|
|
|
#endif
|
2010-05-05 13:19:50 +02:00
|
|
|
|
|
|
|
FILE *filec = fopen(devtree, "r");
|
2010-08-16 20:21:56 +02:00
|
|
|
if (!filec) {
|
|
|
|
fprintf(stderr, "Could not open file '%s' for reading: ", devtree);
|
|
|
|
perror(NULL);
|
|
|
|
exit(1);
|
|
|
|
}
|
2010-05-05 13:19:50 +02:00
|
|
|
|
2010-08-16 20:21:56 +02:00
|
|
|
yyrestart(filec);
|
2010-05-05 13:19:50 +02:00
|
|
|
|
2010-05-05 14:05:25 +02:00
|
|
|
lastdev = head = &root;
|
2010-08-16 20:21:56 +02:00
|
|
|
|
2010-05-05 13:19:50 +02:00
|
|
|
yyparse();
|
2010-08-16 20:21:56 +02:00
|
|
|
|
2010-05-05 13:19:50 +02:00
|
|
|
fclose(filec);
|
|
|
|
|
|
|
|
if ((head->type == chip) && (!head->chiph_exists)) {
|
|
|
|
struct device *tmp = head;
|
|
|
|
head = &root;
|
|
|
|
while (head->next != tmp) head = head->next;
|
|
|
|
}
|
|
|
|
|
2011-12-05 19:33:55 +01:00
|
|
|
FILE *autogen = fopen(outputc, "w");
|
|
|
|
if (!autogen) {
|
2010-08-16 20:21:56 +02:00
|
|
|
fprintf(stderr, "Could not open file '%s' for writing: ", outputc);
|
|
|
|
perror(NULL);
|
|
|
|
exit(1);
|
|
|
|
}
|
|
|
|
|
2011-12-05 19:33:55 +01:00
|
|
|
struct header *h;
|
|
|
|
if (scan_mode == STATIC_MODE) {
|
2011-03-01 20:58:15 +01:00
|
|
|
|
2011-12-05 19:33:55 +01:00
|
|
|
fprintf(autogen, "#include <device/device.h>\n");
|
|
|
|
fprintf(autogen, "#include <device/pci.h>\n");
|
|
|
|
h = &headers;
|
|
|
|
while (h->next) {
|
|
|
|
h = h->next;
|
2012-10-07 15:08:32 +02:00
|
|
|
if (h->chiph_exists)
|
|
|
|
fprintf(autogen, "#include \"%s/chip.h\"\n", h->name);
|
2011-12-05 19:33:55 +01:00
|
|
|
}
|
2012-10-07 15:08:32 +02:00
|
|
|
fprintf(autogen, "\n#ifndef __PRE_RAM__\n");
|
2012-08-21 10:37:11 +02:00
|
|
|
h = &headers;
|
|
|
|
while (h->next) {
|
|
|
|
h = h->next;
|
2012-03-18 19:19:28 +01:00
|
|
|
char *name_underscore = translate_name(h->name, UNSLASH);
|
2012-10-07 22:04:52 +02:00
|
|
|
fprintf(autogen, "__attribute__((weak)) struct chip_operations %s_ops = {};\n", name_underscore);
|
2012-08-21 10:37:11 +02:00
|
|
|
free(name_underscore);
|
|
|
|
}
|
2012-10-07 15:08:32 +02:00
|
|
|
fprintf(autogen, "#endif\n");
|
2011-03-01 20:58:15 +01:00
|
|
|
|
2011-12-05 19:33:55 +01:00
|
|
|
walk_device_tree(autogen, &root, inherit_subsystem_ids, NULL);
|
|
|
|
fprintf(autogen, "\n/* pass 0 */\n");
|
|
|
|
walk_device_tree(autogen, &root, pass0, NULL);
|
2012-07-26 21:46:48 +02:00
|
|
|
fprintf(autogen, "\n/* pass 1 */\n"
|
Make the device tree available in the rom stage
We thought about two ways to do this change. The way we decided to try
was to
1. drop all ops from devices in romstage
2. constify all devices in romstage (make them read-only) so we can
compile static.c into romstage
3. the device tree "devices" can be used to read configuration from
the device tree (and nothing else, really)
4. the device tree devices are accessed through struct device * in
romstage only. device_t stays the typedef to int in romstage
5. Use the same static.c file in ramstage and romstage
We declare structs as follows:
ROMSTAGE_CONST struct bus dev_root_links[];
ROMSTAGE_CONST is const in romstage and empty in ramstage; This
forces all of the device tree into the text area.
So a struct looks like this:
static ROMSTAGE_CONST struct device _dev21 = {
#ifndef __PRE_RAM__
.ops = 0,
#endif
.bus = &_dev7_links[0],
.path = {.type=DEVICE_PATH_PCI,{.pci={ .devfn = PCI_DEVFN(0x1c,3)}}},
.enabled = 0,
.on_mainboard = 1,
.subsystem_vendor = 0x1ae0,
.subsystem_device = 0xc000,
.link_list = NULL,
.sibling = &_dev22,
#ifndef __PRE_RAM__
.chip_ops = &southbridge_intel_bd82x6x_ops,
#endif
.chip_info = &southbridge_intel_bd82x6x_info_10,
.next=&_dev22
};
Change-Id: I722454d8d3c40baf7df989f5a6891f6ba7db5727
Signed-off-by: Ronald G. Minnich <rminnich@chromium.org>
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/1398
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2012-08-01 01:47:25 +02:00
|
|
|
"ROMSTAGE_CONST struct device * ROMSTAGE_CONST last_dev = &%s;\n", lastdev->name);
|
2012-07-26 21:46:48 +02:00
|
|
|
#ifdef MAINBOARDS_HAVE_CHIP_H
|
Make the device tree available in the rom stage
We thought about two ways to do this change. The way we decided to try
was to
1. drop all ops from devices in romstage
2. constify all devices in romstage (make them read-only) so we can
compile static.c into romstage
3. the device tree "devices" can be used to read configuration from
the device tree (and nothing else, really)
4. the device tree devices are accessed through struct device * in
romstage only. device_t stays the typedef to int in romstage
5. Use the same static.c file in ramstage and romstage
We declare structs as follows:
ROMSTAGE_CONST struct bus dev_root_links[];
ROMSTAGE_CONST is const in romstage and empty in ramstage; This
forces all of the device tree into the text area.
So a struct looks like this:
static ROMSTAGE_CONST struct device _dev21 = {
#ifndef __PRE_RAM__
.ops = 0,
#endif
.bus = &_dev7_links[0],
.path = {.type=DEVICE_PATH_PCI,{.pci={ .devfn = PCI_DEVFN(0x1c,3)}}},
.enabled = 0,
.on_mainboard = 1,
.subsystem_vendor = 0x1ae0,
.subsystem_device = 0xc000,
.link_list = NULL,
.sibling = &_dev22,
#ifndef __PRE_RAM__
.chip_ops = &southbridge_intel_bd82x6x_ops,
#endif
.chip_info = &southbridge_intel_bd82x6x_info_10,
.next=&_dev22
};
Change-Id: I722454d8d3c40baf7df989f5a6891f6ba7db5727
Signed-off-by: Ronald G. Minnich <rminnich@chromium.org>
Signed-off-by: Stefan Reinauer <reinauer@google.com>
Reviewed-on: http://review.coreboot.org/1398
Tested-by: build bot (Jenkins)
Reviewed-by: Ronald G. Minnich <rminnich@gmail.com>
2012-08-01 01:47:25 +02:00
|
|
|
fprintf(autogen, "static ROMSTAGE_CONST struct mainboard_config ROMSTAGE_CONST mainboard_info_0;\n");
|
2012-08-07 23:50:47 +02:00
|
|
|
#else
|
|
|
|
fprintf(autogen, "extern struct chip_operations mainboard_ops;\n");
|
2012-07-26 21:46:48 +02:00
|
|
|
#endif
|
2011-12-05 19:33:55 +01:00
|
|
|
walk_device_tree(autogen, &root, pass1, NULL);
|
|
|
|
|
|
|
|
} else if (scan_mode == BOOTBLOCK_MODE) {
|
|
|
|
h = &headers;
|
|
|
|
while (h->next) {
|
|
|
|
h = h->next;
|
|
|
|
fprintf(autogen, "#include \"%s/bootblock.c\"\n", h->name);
|
|
|
|
}
|
|
|
|
|
|
|
|
fprintf(autogen, "\n#if CONFIG_HAS_MAINBOARD_BOOTBLOCK\n");
|
|
|
|
fprintf(autogen, "#include \"mainboard/%s/bootblock.c\"\n", mainboard);
|
|
|
|
fprintf(autogen, "#else\n");
|
|
|
|
fprintf(autogen, "static unsigned long init_mainboard(int bsp_cpu)\n{\n");
|
|
|
|
fprintf(autogen, "\tif (! bsp_cpu) return 0;\n");
|
|
|
|
h = &headers;
|
|
|
|
while (h->next) {
|
|
|
|
h = h->next;
|
2012-03-18 19:19:28 +01:00
|
|
|
char * buf = translate_name(h->name, UNSLASH);
|
|
|
|
if (buf) {
|
|
|
|
fprintf(autogen, "\tinit_%s();\n", buf);
|
|
|
|
free(buf);
|
|
|
|
}
|
2011-12-05 19:33:55 +01:00
|
|
|
}
|
|
|
|
|
|
|
|
fprintf(autogen, "\treturn 0;\n}\n");
|
|
|
|
fprintf(autogen, "#endif\n");
|
|
|
|
|
|
|
|
} else if (scan_mode == KCONFIG_MODE) {
|
|
|
|
fprintf(autogen, "\nconfig MAINBOARD_DIR\n\tstring\n");
|
|
|
|
fprintf(autogen, "\tdefault %s\n", mainboard);
|
|
|
|
|
|
|
|
fprintf(autogen, "\nconfig MAINBOARD_DEVTREE\n\tdef_bool y\n");
|
|
|
|
h = &headers;
|
|
|
|
while (h->next) {
|
|
|
|
h = h->next;
|
2012-03-18 19:19:28 +01:00
|
|
|
char * buf = translate_name(h->name, TO_UPPER);
|
|
|
|
if (buf) {
|
|
|
|
fprintf(autogen, "\tselect %s\n", buf);
|
|
|
|
free(buf);
|
|
|
|
}
|
2011-12-05 19:33:55 +01:00
|
|
|
}
|
|
|
|
}
|
2010-05-05 13:19:50 +02:00
|
|
|
|
2011-12-05 19:33:55 +01:00
|
|
|
fclose(autogen);
|
2010-08-16 20:21:56 +02:00
|
|
|
|
2010-05-05 13:19:50 +02:00
|
|
|
return 0;
|
|
|
|
}
|