2013-10-04 23:00:07 +02:00
|
|
|
chip soc/intel/baytrail
|
2013-10-21 19:11:17 +02:00
|
|
|
device cpu_cluster 0 on
|
|
|
|
device lapic 0 on end
|
|
|
|
end
|
2013-10-04 23:00:07 +02:00
|
|
|
device domain 0 on
|
2013-10-29 23:00:07 +01:00
|
|
|
device pci 00.0 on end # SoC router
|
|
|
|
device pci 02.0 on end # GFX
|
|
|
|
device pci 11.0 off end # SDIO
|
|
|
|
device pci 12.0 on end # SD
|
|
|
|
device pci 13.0 on end # SATA
|
|
|
|
device pci 14.0 on end # XHCI
|
|
|
|
device pci 15.0 on end # LPE
|
|
|
|
device pci 17.0 on end # MMC
|
|
|
|
device pci 18.0 on end # SIO_DMA1
|
|
|
|
device pci 18.1 on end # I2C1
|
|
|
|
device pci 18.2 on end # I2C2
|
|
|
|
device pci 18.3 off end # I2C3
|
|
|
|
device pci 18.4 off end # I2C4
|
|
|
|
device pci 18.5 on end # I2C5
|
|
|
|
device pci 18.6 on end # I2C6
|
|
|
|
device pci 18.7 off end # I2C7
|
|
|
|
device pci 1a.0 on end # TXE
|
|
|
|
device pci 1b.0 on end # HDA
|
|
|
|
device pci 1c.0 on end # PCIE_PORT1
|
|
|
|
device pci 1c.1 on end # PCIE_PORT2
|
|
|
|
device pci 1c.2 off end # PCIE_PORT3
|
|
|
|
device pci 1c.3 off end # PCIE_PORT4
|
|
|
|
device pci 1d.0 on end # EHCI
|
|
|
|
device pci 1e.0 on end # SIO_DMA2
|
|
|
|
device pci 1e.1 off end # PWM1
|
|
|
|
device pci 1e.2 off end # PWM2
|
|
|
|
device pci 1e.3 off end # HSUART1
|
|
|
|
device pci 1e.4 on end # HSUART2
|
|
|
|
device pci 1e.5 on end # SPI
|
|
|
|
device pci 1f.0 on end # LPC Bridge
|
|
|
|
device pci 1f.3 off end # SMBus
|
2013-10-04 23:00:07 +02:00
|
|
|
end
|
|
|
|
end
|