2007-09-16 20:11:03 +02:00
|
|
|
/*
|
|
|
|
* This file is part of the LinuxBIOS project.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2006 coresystems GmbH <info@coresystems.de>
|
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; either version 2 of the License, or
|
|
|
|
* (at your option) any later version.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
|
|
*/
|
|
|
|
|
|
|
|
#include "superiotool.h"
|
|
|
|
|
2007-09-19 02:03:14 +02:00
|
|
|
void dump_fintek(uint16_t port, uint16_t did)
|
2007-09-16 20:11:03 +02:00
|
|
|
{
|
|
|
|
switch (did) {
|
|
|
|
case 0x0604:
|
|
|
|
printf("Fintek F71805\n");
|
|
|
|
break;
|
|
|
|
case 0x4103:
|
|
|
|
printf("Fintek F71872\n");
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
printf("Unknown Fintek Super I/O: did=0x%04x\n", did);
|
|
|
|
return;
|
|
|
|
}
|
|
|
|
|
|
|
|
printf("Flash write is %s.\n",
|
|
|
|
regval(port, 0x28) & 0x80 ? "enabled" : "disabled");
|
|
|
|
printf("Flash control is 0x%04x.\n", regval(port, 0x28));
|
|
|
|
printf("27=%02x\n", regval(port, 0x27));
|
|
|
|
printf("29=%02x\n", regval(port, 0x29));
|
|
|
|
printf("2a=%02x\n", regval(port, 0x2a));
|
|
|
|
printf("2b=%02x\n", regval(port, 0x2b));
|
|
|
|
|
|
|
|
/* Select UART 1. */
|
|
|
|
regwrite(port, 0x07, 0x01);
|
|
|
|
printf("UART1 is %s\n",
|
|
|
|
regval(port, 0x30) & 1 ? "enabled" : "disabled");
|
|
|
|
printf("UART1 base=%02x%02x, irq=%02x, mode=%s\n", regval(port, 0x60),
|
|
|
|
regval(port, 0x61), regval(port, 0x70) & 0x0f,
|
|
|
|
regval(port, 0xf0) & 0x10 ? "RS485" : "RS232");
|
|
|
|
|
|
|
|
/* Select UART 2. */
|
|
|
|
regwrite(port, 0x07, 0x02);
|
|
|
|
printf("UART2 is %s\n",
|
|
|
|
regval(port, 0x30) & 1 ? "enabled" : "disabled");
|
|
|
|
printf("UART2 base=%02x%02x, irq=%02x, mode=%s\n", regval(port, 0x60),
|
|
|
|
regval(port, 0x61), regval(port, 0x70) & 0x0f,
|
|
|
|
regval(port, 0xf0) & 0x10 ? "RS485" : "RS232");
|
|
|
|
|
|
|
|
/* Select parallel port. */
|
|
|
|
regwrite(port, 0x07, 0x03);
|
|
|
|
printf("PARPORT is %s\n",
|
|
|
|
regval(port, 0x30) & 1 ? "enabled" : "disabled");
|
|
|
|
printf("PARPORT base=%02x%02x, irq=%02x\n", regval(port, 0x60),
|
|
|
|
regval(port, 0x61), regval(port, 0x70) & 0x0f);
|
|
|
|
|
|
|
|
/* Select HW monitor. */
|
|
|
|
regwrite(port, 0x07, 0x04);
|
|
|
|
printf("HW monitor is %s\n",
|
|
|
|
regval(port, 0x30) & 1 ? "enabled" : "disabled");
|
|
|
|
printf("HW monitor base=%02x%02x, irq=%02x\n", regval(port, 0x60),
|
|
|
|
regval(port, 0x61), regval(port, 0x70) & 0x0f);
|
|
|
|
|
|
|
|
/* Select GPIO. */
|
|
|
|
regwrite(port, 0x07, 0x05);
|
|
|
|
printf("GPIO is %s\n", regval(port, 0x30) & 1 ? "enabled" : "disabled");
|
|
|
|
printf
|
|
|
|
("GPIO 70=%02x, e0=%02x, e1=%02x, e2=%02x, e3=%02x, e4=%02x, e5=%02x\n",
|
|
|
|
regval(port, 0x70), regval(port, 0xe0), regval(port, 0xe1),
|
|
|
|
regval(port, 0xe2), regval(port, 0xe3), regval(port, 0xe4),
|
|
|
|
regval(port, 0xe5));
|
|
|
|
printf
|
|
|
|
("GPIO e6=%02x, e7=%02x, e8=%02x, e9=%02x, f0=%02x, f1=%02x, f3=%02x, f4=%02x\n",
|
|
|
|
regval(port, 0xe6), regval(port, 0xe7), regval(port, 0xe8),
|
|
|
|
regval(port, 0xe9), regval(port, 0xf0), regval(port, 0xf1),
|
|
|
|
regval(port, 0xf3), regval(port, 0xf4));
|
|
|
|
printf("GPIO f5=%02x, f6=%02x, f7=%02x, f8=%02x\n", regval(port, 0xf5),
|
|
|
|
regval(port, 0xf6), regval(port, 0xf7), regval(port, 0xf8));
|
|
|
|
}
|
|
|
|
|
2007-09-19 03:55:35 +02:00
|
|
|
static void enter_conf_mode_fintek(uint16_t port)
|
2007-09-16 20:11:03 +02:00
|
|
|
{
|
|
|
|
/* Enable configuration sequence (Fintek uses this for example)
|
|
|
|
* Older ITE chips have the same enable sequence.
|
|
|
|
*/
|
|
|
|
outb(0x87, port);
|
|
|
|
outb(0x87, port);
|
2007-09-19 02:48:42 +02:00
|
|
|
}
|
|
|
|
|
2007-09-19 03:55:35 +02:00
|
|
|
static void exit_conf_mode_fintek(uint16_t port)
|
2007-09-19 02:48:42 +02:00
|
|
|
{
|
|
|
|
/* Exit MB PnP mode (for Fintek, doesn't hurt ITE). */
|
|
|
|
outb(0xaa, port);
|
|
|
|
}
|
|
|
|
|
|
|
|
void probe_idregs_fintek(uint16_t port)
|
|
|
|
{
|
|
|
|
uint16_t vid, did, success = 0;
|
|
|
|
|
|
|
|
enter_conf_mode_fintek(port);
|
2007-09-16 20:11:03 +02:00
|
|
|
|
|
|
|
outb(0x20, port);
|
|
|
|
if (inb(port) != 0x20) {
|
2007-09-19 03:55:35 +02:00
|
|
|
no_superio_found(port);
|
2007-09-16 20:11:03 +02:00
|
|
|
return;
|
|
|
|
}
|
|
|
|
did = inb(port + 1);
|
|
|
|
did |= (regval(port, 0x21) << 8);
|
|
|
|
|
|
|
|
vid = regval(port, 0x23);
|
|
|
|
vid |= (regval(port, 0x24) << 8);
|
|
|
|
|
|
|
|
printf("Super I/O found at 0x%02x: vid=0x%04x/did=0x%04x\n",
|
|
|
|
port, vid, did);
|
|
|
|
|
|
|
|
if (vid == 0xff || vid == 0xffff)
|
|
|
|
return;
|
|
|
|
|
|
|
|
/* printf("%s\n", familyid[id]); */
|
|
|
|
switch (did) {
|
|
|
|
case 0x0887: /* Pseudoreversed for ITE8708 */
|
|
|
|
case 0x1087: /* Pseudoreversed for ITE8710 */
|
|
|
|
success = 1;
|
|
|
|
dump_ite(port, ((did & 0xff) << 8) | ((did & 0xff00) >> 8));
|
|
|
|
regwrite(port, 0x02, 0x02); /* Exit MB PnP mode. */
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
switch (vid) {
|
|
|
|
case 0x3419:
|
|
|
|
success = 1;
|
|
|
|
dump_fintek(port, did);
|
|
|
|
break;
|
|
|
|
default:
|
|
|
|
break;
|
|
|
|
}
|
|
|
|
|
|
|
|
if (!success)
|
|
|
|
printf("No dump for vid 0x%04x, did 0x%04x\n", vid, did);
|
|
|
|
|
2007-09-19 02:48:42 +02:00
|
|
|
exit_conf_mode_fintek(port);
|
2007-09-16 20:11:03 +02:00
|
|
|
}
|
|
|
|
|