2013-03-20 21:43:50 +01:00
|
|
|
/*
|
|
|
|
* This file is part of the coreboot project.
|
|
|
|
*
|
|
|
|
* Copyright (C) 2012 Advanced Micro Devices, Inc.
|
2013-07-20 22:28:10 +02:00
|
|
|
* Copyright (C) 2013 Sage Electronic Engineering, LLC
|
2013-03-20 21:43:50 +01:00
|
|
|
*
|
|
|
|
* This program is free software; you can redistribute it and/or modify
|
|
|
|
* it under the terms of the GNU General Public License as published by
|
|
|
|
* the Free Software Foundation; version 2 of the License.
|
|
|
|
*
|
|
|
|
* This program is distributed in the hope that it will be useful,
|
|
|
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
* GNU General Public License for more details.
|
|
|
|
*
|
|
|
|
* You should have received a copy of the GNU General Public License
|
|
|
|
* along with this program; if not, write to the Free Software
|
|
|
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
|
|
|
*/
|
|
|
|
|
|
|
|
/* DefinitionBlock Statement */
|
|
|
|
DefinitionBlock (
|
2013-07-20 22:28:10 +02:00
|
|
|
"DSDT.AML", /* Output filename */
|
|
|
|
"DSDT", /* Signature */
|
|
|
|
0x02, /* DSDT Revision, needs to be 2 for 64bit */
|
|
|
|
"ASUS ", /* OEMID */
|
|
|
|
"COREBOOT", /* TABLE ID */
|
|
|
|
0x00010001 /* OEM Revision */
|
2013-03-20 21:43:50 +01:00
|
|
|
)
|
|
|
|
{ /* Start of ASL file */
|
2013-07-20 22:28:10 +02:00
|
|
|
/* #include <arch/x86/acpi/debug.asl> */ /* Include global debug methods if needed */
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
/* Globals for the platform */
|
|
|
|
#include "acpi/mainboard.asl"
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
/* Describe the USB Overcurrent pins */
|
|
|
|
#include "acpi/usb_oc.asl"
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
/* PCI IRQ mapping for the Southbridge */
|
|
|
|
#include <southbridge/amd/agesa/hudson/acpi/pcie.asl>
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
/* Describe the processor tree (\_PR) */
|
|
|
|
#include <cpu/amd/agesa/family15tn/acpi/cpu.asl>
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
/* Describe the supported Sleep States for this Southbridge */
|
|
|
|
#include <southbridge/amd/agesa/hudson/acpi/sleepstates.asl>
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
/* Describe the Sleep Methods (WAK, PTS, GTS, etc.) for this platform */
|
|
|
|
#include "acpi/sleep.asl"
|
2013-03-20 21:43:50 +01:00
|
|
|
|
|
|
|
Scope(\_SB) {
|
2013-07-20 22:28:10 +02:00
|
|
|
/* global utility methods expected within the \_SB scope */
|
|
|
|
#include <arch/x86/acpi/globutil.asl>
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
/* Describe IRQ Routing mapping for this platform (within the \_SB scope) */
|
|
|
|
#include "acpi/routing.asl"
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2014-04-18 08:42:19 +02:00
|
|
|
Device(PWRB) {
|
|
|
|
Name(_HID, EISAID("PNP0C0C"))
|
|
|
|
Name(_UID, 0xAA)
|
|
|
|
Name(_PRW, Package () {3, 0x04})
|
|
|
|
Name(_STA, 0x0B)
|
|
|
|
}
|
|
|
|
|
2013-03-20 21:43:50 +01:00
|
|
|
Device(PCI0) {
|
2013-07-20 22:28:10 +02:00
|
|
|
/* Describe the AMD Northbridge */
|
|
|
|
#include <northbridge/amd/agesa/family15tn/acpi/northbridge.asl>
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
/* Describe the AMD Fusion Controller Hub Southbridge */
|
|
|
|
#include <southbridge/amd/agesa/hudson/acpi/fch.asl>
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
/**
|
|
|
|
* TODO: The devices listed here (SBR0 and SBR1) do not appear to
|
|
|
|
* be referenced anywhere and could possibly be removed.
|
|
|
|
*/
|
|
|
|
Device(SBR0) { /* PCIe 1x SB */
|
2013-03-20 21:43:50 +01:00
|
|
|
Name(_ADR, 0x00150000)
|
|
|
|
Name(_PRW, Package() {0x18, 4})
|
|
|
|
Method(_PRT,0) {
|
|
|
|
If(PMOD){ Return(ABR0) } /* APIC mode */
|
2013-07-20 22:28:10 +02:00
|
|
|
Return (PBR0) /* PIC mode */
|
|
|
|
}
|
|
|
|
}
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
Device(SBR1) { /* Onboard network */
|
2013-03-20 21:43:50 +01:00
|
|
|
Name(_ADR, 0x00150001)
|
|
|
|
Name(_PRW, Package() {0x18, 4})
|
|
|
|
Method(_PRT, 0) {
|
|
|
|
If(PMOD){ Return(ABR1) } /* APIC mode */
|
2013-07-20 22:28:10 +02:00
|
|
|
Return (PBR1) /* PIC mode */
|
2013-05-22 21:49:18 +02:00
|
|
|
}
|
2013-07-20 22:28:10 +02:00
|
|
|
}
|
|
|
|
}
|
2013-05-22 21:49:18 +02:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
/* Describe PCI INT[A-H] for the Southbridge */
|
|
|
|
#include <southbridge/amd/agesa/hudson/acpi/pci_int.asl>
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
} /* End Scope(_SB) */
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
/* Describe SMBUS for the Southbridge */
|
|
|
|
#include <southbridge/amd/agesa/hudson/acpi/smbus.asl>
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
/* Define the General Purpose Events for the platform */
|
|
|
|
#include "acpi/gpe.asl"
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
/* Define the Thermal zones and methods for the platform */
|
|
|
|
#include "acpi/thermal.asl"
|
2013-03-20 21:43:50 +01:00
|
|
|
|
2013-07-20 22:28:10 +02:00
|
|
|
/* Define the System Indicators for the platform */
|
|
|
|
#include "acpi/si.asl"
|
2013-03-20 21:43:50 +01:00
|
|
|
|
|
|
|
}
|
|
|
|
/* End of ASL file */
|