50 lines
1.6 KiB
C
50 lines
1.6 KiB
C
|
/*
|
||
|
* Copyright (c) 2010-2013, NVIDIA CORPORATION. All rights reserved.
|
||
|
*
|
||
|
* This program is free software; you can redistribute it and/or modify it
|
||
|
* under the terms and conditions of the GNU General Public License,
|
||
|
* version 2, as published by the Free Software Foundation.
|
||
|
*
|
||
|
* This program is distributed in the hope it will be useful, but WITHOUT
|
||
|
* ANY WARRANTY; without even the implied warranty of MERCHANTABILITY or
|
||
|
* FITNESS FOR A PARTICULAR PURPOSE. See the GNU General Public License for
|
||
|
* more details.
|
||
|
*
|
||
|
* You should have received a copy of the GNU General Public License
|
||
|
* along with this program. If not, see <http://www.gnu.org/licenses/>.
|
||
|
*/
|
||
|
|
||
|
#ifndef _TEGRA124_FLOW_H_
|
||
|
#define _TEGRA124_FLOW_H_
|
||
|
|
||
|
struct flow_ctlr {
|
||
|
u32 halt_cpu_events; /* offset 0x00 */
|
||
|
u32 halt_cop_events; /* offset 0x04 */
|
||
|
u32 cpu_csr; /* offset 0x08 */
|
||
|
u32 cop_csr; /* offset 0x0c */
|
||
|
u32 xrq_events; /* offset 0x10 */
|
||
|
u32 halt_cpu1_events; /* offset 0x14 */
|
||
|
u32 cpu1_csr; /* offset 0x18 */
|
||
|
u32 halt_cpu2_events; /* offset 0x1c */
|
||
|
u32 cpu2_csr; /* offset 0x20 */
|
||
|
u32 halt_cpu3_events; /* offset 0x24 */
|
||
|
u32 cpu3_csr; /* offset 0x28 */
|
||
|
u32 cluster_control; /* offset 0x2c */
|
||
|
u32 halt_cop1_events; /* offset 0x30 */
|
||
|
u32 halt_cop1_csr; /* offset 0x34 */
|
||
|
u32 cpu_pwr_csr; /* offset 0x38 */
|
||
|
u32 mpid; /* offset 0x3c */
|
||
|
u32 ram_repair; /* offset 0x40 */
|
||
|
};
|
||
|
|
||
|
/* HALT_COP_EVENTS_0, 0x04 */
|
||
|
#define EVENT_MSEC (1 << 24)
|
||
|
#define EVENT_USEC (1 << 25)
|
||
|
#define EVENT_JTAG (1 << 28)
|
||
|
#define EVENT_MODE_STOP (2 << 29)
|
||
|
|
||
|
/* FLOW_CTLR_CLUSTER_CONTROL_0 0x2c */
|
||
|
#define ACTIVE_LP (1 << 0)
|
||
|
|
||
|
#endif /* _TEGRA124_FLOW_H_ */
|