mb/gigabyte/ga-h61m-s2pv: Add new mainboard
Tested with GRUB 2.02 as a payload, booting Arch Linux with
latest kernel. This code is based on the output of autoport
as well as existing ga-b75m-d3h and ga-b75m-d3v mainboards.
Working:
- Serial port I/O
- S3 suspend/resume (broken with SeaBIOS 1.11.1)
- USB ports and headers
- Gigabit Ethernet
- Integrated graphics (libgfxinit)
- PCIe x16 graphics
- PCIe x1
- SATA controller
- Hardware Monitor
- Fan Control (fancontrol on linux works well)
- Native raminit (4+4GB, 4+2GB, 2+2GB, DDR3-1333)
- Native graphics init with libgfxinit
- flashrom, using the internal programmer. Tested with coreboot,
as well as with the vendor firmware. Backup chip is untested.
- NVRAM settings. Only `gfx_uma_size` and `debug_level` have been
tested with values different from the default.
Untested:
- VGA BIOS for integrated graphics init
- DVI port. It can detect a "fake" display, that is, an
EEPROM connected to the DVI port.
- PS/2 ports
- Audio: Only rear output (green) has been tested.
- EHCI debug.
- Parallel port
- Non-Linux OSes
- ACPI thermal zone and fan control (probably not working)
Not working:
- SATA devices with Tianocore (payload issue)
- PCIe to PCI bridge. It seems to be poorly supported on Linux,
it lacks a public datasheet and vendor BIOS behaves in the
same way: The bridge and the devices behind it appear, but
drivers fail to find devices attached to the bridge.
Change-Id: I598a0b75093a0f1aef2ac615035d66786a8c22cb
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/25912
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
2018-04-29 19:56:49 +02:00
|
|
|
##
|
|
|
|
|
## This file is part of the coreboot project.
|
|
|
|
|
##
|
|
|
|
|
## Copyright (C) 2007-2008 coresystems GmbH
|
|
|
|
|
## Copyright (C) 2014 Vladimir Serbinenko
|
|
|
|
|
##
|
|
|
|
|
## This program is free software; you can redistribute it and/or modify
|
|
|
|
|
## it under the terms of the GNU General Public License as published by
|
|
|
|
|
## the Free Software Foundation; version 2 of the License.
|
|
|
|
|
##
|
|
|
|
|
## This program is distributed in the hope that it will be useful,
|
|
|
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
|
## GNU General Public License for more details.
|
|
|
|
|
##
|
|
|
|
|
|
|
|
|
|
# -----------------------------------------------------------------
|
|
|
|
|
entries
|
|
|
|
|
|
|
|
|
|
# -----------------------------------------------------------------
|
|
|
|
|
# Status Register A
|
|
|
|
|
# -----------------------------------------------------------------
|
|
|
|
|
# Status Register B
|
|
|
|
|
# -----------------------------------------------------------------
|
|
|
|
|
# Status Register C
|
|
|
|
|
#96 4 r 0 status_c_rsvd
|
|
|
|
|
#100 1 r 0 uf_flag
|
|
|
|
|
#101 1 r 0 af_flag
|
|
|
|
|
#102 1 r 0 pf_flag
|
|
|
|
|
#103 1 r 0 irqf_flag
|
|
|
|
|
# -----------------------------------------------------------------
|
|
|
|
|
# Status Register D
|
|
|
|
|
#104 7 r 0 status_d_rsvd
|
|
|
|
|
#111 1 r 0 valid_cmos_ram
|
|
|
|
|
# -----------------------------------------------------------------
|
|
|
|
|
# Diagnostic Status Register
|
|
|
|
|
#112 8 r 0 diag_rsvd1
|
|
|
|
|
|
|
|
|
|
# -----------------------------------------------------------------
|
|
|
|
|
0 120 r 0 reserved_memory
|
|
|
|
|
#120 264 r 0 unused
|
|
|
|
|
|
|
|
|
|
# -----------------------------------------------------------------
|
|
|
|
|
# RTC_BOOT_BYTE (coreboot hardcoded)
|
|
|
|
|
384 1 e 4 boot_option
|
|
|
|
|
388 4 h 0 reboot_counter
|
|
|
|
|
#390 2 r 0 unused?
|
|
|
|
|
|
|
|
|
|
# -----------------------------------------------------------------
|
|
|
|
|
# coreboot config options: console
|
|
|
|
|
#392 3 r 0 unused
|
|
|
|
|
395 4 e 6 debug_level
|
|
|
|
|
#399 1 r 0 unused
|
|
|
|
|
|
|
|
|
|
# coreboot config options: southbridge
|
|
|
|
|
408 1 e 1 nmi
|
|
|
|
|
409 2 e 7 power_on_after_fail
|
|
|
|
|
|
|
|
|
|
#411 10 r 0 unused
|
|
|
|
|
421 1 e 9 sata_mode
|
2018-06-24 10:02:49 +02:00
|
|
|
#422 2 r 0 unused
|
mb/gigabyte/ga-h61m-s2pv: Add new mainboard
Tested with GRUB 2.02 as a payload, booting Arch Linux with
latest kernel. This code is based on the output of autoport
as well as existing ga-b75m-d3h and ga-b75m-d3v mainboards.
Working:
- Serial port I/O
- S3 suspend/resume (broken with SeaBIOS 1.11.1)
- USB ports and headers
- Gigabit Ethernet
- Integrated graphics (libgfxinit)
- PCIe x16 graphics
- PCIe x1
- SATA controller
- Hardware Monitor
- Fan Control (fancontrol on linux works well)
- Native raminit (4+4GB, 4+2GB, 2+2GB, DDR3-1333)
- Native graphics init with libgfxinit
- flashrom, using the internal programmer. Tested with coreboot,
as well as with the vendor firmware. Backup chip is untested.
- NVRAM settings. Only `gfx_uma_size` and `debug_level` have been
tested with values different from the default.
Untested:
- VGA BIOS for integrated graphics init
- DVI port. It can detect a "fake" display, that is, an
EEPROM connected to the DVI port.
- PS/2 ports
- Audio: Only rear output (green) has been tested.
- EHCI debug.
- Parallel port
- Non-Linux OSes
- ACPI thermal zone and fan control (probably not working)
Not working:
- SATA devices with Tianocore (payload issue)
- PCIe to PCI bridge. It seems to be poorly supported on Linux,
it lacks a public datasheet and vendor BIOS behaves in the
same way: The bridge and the devices behind it appear, but
drivers fail to find devices attached to the bridge.
Change-Id: I598a0b75093a0f1aef2ac615035d66786a8c22cb
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/25912
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
2018-04-29 19:56:49 +02:00
|
|
|
|
|
|
|
|
# coreboot config options: cpu
|
|
|
|
|
#425 7 r 0 unused
|
|
|
|
|
|
|
|
|
|
# coreboot config options: northbridge
|
|
|
|
|
432 3 e 11 gfx_uma_size
|
|
|
|
|
#435 549 r 0 unused
|
|
|
|
|
|
|
|
|
|
# coreboot config options: check sums
|
|
|
|
|
984 16 h 0 check_sum
|
|
|
|
|
|
|
|
|
|
# -----------------------------------------------------------------
|
|
|
|
|
|
|
|
|
|
enumerations
|
|
|
|
|
|
|
|
|
|
#ID value text
|
|
|
|
|
1 0 Disable
|
|
|
|
|
1 1 Enable
|
|
|
|
|
4 0 Fallback
|
|
|
|
|
4 1 Normal
|
|
|
|
|
6 0 Emergency
|
|
|
|
|
6 1 Alert
|
|
|
|
|
6 2 Critical
|
|
|
|
|
6 3 Error
|
|
|
|
|
6 4 Warning
|
|
|
|
|
6 5 Notice
|
|
|
|
|
6 6 Info
|
|
|
|
|
6 7 Debug
|
|
|
|
|
6 8 Spew
|
|
|
|
|
7 0 Disable
|
|
|
|
|
7 1 Enable
|
|
|
|
|
7 2 Keep
|
|
|
|
|
9 0 AHCI
|
|
|
|
|
9 1 IDE
|
|
|
|
|
11 0 32M
|
|
|
|
|
11 1 64M
|
2018-06-24 10:02:49 +02:00
|
|
|
11 2 96M
|
|
|
|
|
11 3 128M
|
|
|
|
|
11 4 160M
|
|
|
|
|
11 5 192M
|
|
|
|
|
11 6 224M
|
mb/gigabyte/ga-h61m-s2pv: Add new mainboard
Tested with GRUB 2.02 as a payload, booting Arch Linux with
latest kernel. This code is based on the output of autoport
as well as existing ga-b75m-d3h and ga-b75m-d3v mainboards.
Working:
- Serial port I/O
- S3 suspend/resume (broken with SeaBIOS 1.11.1)
- USB ports and headers
- Gigabit Ethernet
- Integrated graphics (libgfxinit)
- PCIe x16 graphics
- PCIe x1
- SATA controller
- Hardware Monitor
- Fan Control (fancontrol on linux works well)
- Native raminit (4+4GB, 4+2GB, 2+2GB, DDR3-1333)
- Native graphics init with libgfxinit
- flashrom, using the internal programmer. Tested with coreboot,
as well as with the vendor firmware. Backup chip is untested.
- NVRAM settings. Only `gfx_uma_size` and `debug_level` have been
tested with values different from the default.
Untested:
- VGA BIOS for integrated graphics init
- DVI port. It can detect a "fake" display, that is, an
EEPROM connected to the DVI port.
- PS/2 ports
- Audio: Only rear output (green) has been tested.
- EHCI debug.
- Parallel port
- Non-Linux OSes
- ACPI thermal zone and fan control (probably not working)
Not working:
- SATA devices with Tianocore (payload issue)
- PCIe to PCI bridge. It seems to be poorly supported on Linux,
it lacks a public datasheet and vendor BIOS behaves in the
same way: The bridge and the devices behind it appear, but
drivers fail to find devices attached to the bridge.
Change-Id: I598a0b75093a0f1aef2ac615035d66786a8c22cb
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/25912
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
2018-04-29 19:56:49 +02:00
|
|
|
|
|
|
|
|
# -----------------------------------------------------------------
|
|
|
|
|
checksums
|
|
|
|
|
|
2018-06-24 12:15:25 +02:00
|
|
|
checksum 392 439 984
|
