2014-10-15 21:51:47 +02:00
|
|
|
package main
|
|
|
|
|
|
|
|
|
|
type sandybridgemc struct {
|
|
|
|
|
variant string
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
func (i sandybridgemc) Scan(ctx Context, addr PCIDevData) {
|
|
|
|
|
inteltool := ctx.InfoSource.GetInteltool()
|
|
|
|
|
|
|
|
|
|
/* FIXME:XX Move this somewhere else. */
|
|
|
|
|
MainboardIncludes = append(MainboardIncludes, "drivers/intel/gma/int15.h")
|
|
|
|
|
MainboardEnable += (` /* FIXME: fix those values*/
|
|
|
|
|
install_intel_vga_int15_handler(GMA_INT15_ACTIVE_LFP_INT_LVDS, GMA_INT15_PANEL_FIT_DEFAULT, GMA_INT15_BOOT_DISPLAY_DEFAULT, 0);
|
|
|
|
|
`)
|
|
|
|
|
|
|
|
|
|
pchLVDS := inteltool.IGD[0xe1180]
|
|
|
|
|
dualChannel := pchLVDS&(3<<2) == (3 << 2)
|
|
|
|
|
pipe := (pchLVDS >> 30) & 1
|
|
|
|
|
link_m1 := inteltool.IGD[0x60040+0x1000*pipe]
|
|
|
|
|
link_n1 := inteltool.IGD[0x60044+0x1000*pipe]
|
|
|
|
|
link_factor := float32(link_m1) / float32(link_n1)
|
|
|
|
|
fp0 := inteltool.IGD[0xc6040+8*pipe]
|
|
|
|
|
dpll := inteltool.IGD[0xc6014+4*pipe]
|
|
|
|
|
pixel_m2 := fp0 & 0xff
|
|
|
|
|
pixel_m1 := (fp0>>8)&0xff + 2
|
|
|
|
|
pixel_p1 := uint32(1)
|
|
|
|
|
for i := dpll & 0x1ffff; i != 0 && i&1 == 0; i >>= 1 {
|
|
|
|
|
pixel_p1++
|
|
|
|
|
}
|
|
|
|
|
pixel_n := ((fp0 >> 16) & 0xff) + 2
|
|
|
|
|
pixel_frequency := float32(120000*(5*pixel_m1+pixel_m2)) / float32(pixel_n*pixel_p1*7.0)
|
|
|
|
|
if !dualChannel {
|
|
|
|
|
pixel_frequency /= 2
|
|
|
|
|
}
|
|
|
|
|
link_frequency := pixel_frequency / link_factor
|
|
|
|
|
DevTree = DevTreeNode{
|
|
|
|
|
Chip: "northbridge/intel/sandybridge",
|
|
|
|
|
MissingParent: "northbridge",
|
|
|
|
|
Comment: "FIXME: check gfx.ndid and gfx.did",
|
|
|
|
|
Registers: map[string]string{
|
|
|
|
|
"gpu_dp_b_hotplug": FormatInt32((inteltool.IGD[0xc4030] >> 2) & 7),
|
|
|
|
|
"gpu_dp_c_hotplug": FormatInt32((inteltool.IGD[0xc4030] >> 10) & 7),
|
|
|
|
|
"gpu_dp_d_hotplug": FormatInt32((inteltool.IGD[0xc4030] >> 18) & 7),
|
|
|
|
|
"gpu_panel_port_select": FormatInt32((inteltool.IGD[0xc7208] >> 30) & 3),
|
|
|
|
|
"gpu_panel_power_up_delay": FormatInt32((inteltool.IGD[0xc7208] >> 16) & 0x1fff),
|
|
|
|
|
"gpu_panel_power_backlight_on_delay": FormatInt32(inteltool.IGD[0xc7208] & 0x1fff),
|
|
|
|
|
"gpu_panel_power_down_delay": FormatInt32((inteltool.IGD[0xc720c] >> 16) & 0x1fff),
|
|
|
|
|
"gpu_panel_power_backlight_off_delay": FormatInt32(inteltool.IGD[0xc720c] & 0x1fff),
|
|
|
|
|
"gpu_panel_power_cycle_delay": FormatInt32(inteltool.IGD[0xc7210] & 0xff),
|
|
|
|
|
"gpu_cpu_backlight": FormatHex32(inteltool.IGD[0x48254]),
|
|
|
|
|
"gpu_pch_backlight": FormatHex32((inteltool.IGD[0xc8254] >> 16) * 0x10001),
|
|
|
|
|
"gfx.use_spread_spectrum_clock": FormatBool((inteltool.IGD[0xc6200]>>12)&1 != 0),
|
|
|
|
|
"gfx.link_frequency_270_mhz": FormatBool(link_frequency > 200000),
|
|
|
|
|
/* FIXME:XX hardcoded. */
|
|
|
|
|
"gfx.ndid": "3",
|
|
|
|
|
"gfx.did": "{ 0x80000100, 0x80000240, 0x80000410, 0x80000410, 0x00000005 }",
|
|
|
|
|
},
|
|
|
|
|
Children: []DevTreeNode{
|
|
|
|
|
{
|
|
|
|
|
Chip: "cpu_cluster",
|
|
|
|
|
Dev: 0,
|
|
|
|
|
Children: []DevTreeNode{
|
|
|
|
|
{
|
|
|
|
|
Chip: "cpu/intel/socket_rPGA989",
|
|
|
|
|
Children: []DevTreeNode{
|
|
|
|
|
{
|
|
|
|
|
Chip: "lapic",
|
|
|
|
|
Dev: 0,
|
|
|
|
|
},
|
|
|
|
|
},
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
{
|
|
|
|
|
Chip: "cpu/intel/model_206ax",
|
|
|
|
|
Comment: "FIXME: check all registers",
|
|
|
|
|
Registers: map[string]string{
|
|
|
|
|
/* FIXME:XX hardcoded. */
|
|
|
|
|
"c1_acpower": "1",
|
|
|
|
|
"c2_acpower": "3",
|
|
|
|
|
"c3_acpower": "5",
|
|
|
|
|
"c1_battery": "1",
|
|
|
|
|
"c2_battery": "3",
|
|
|
|
|
"c3_battery": "5",
|
|
|
|
|
},
|
|
|
|
|
Children: []DevTreeNode{
|
|
|
|
|
{
|
|
|
|
|
Chip: "lapic",
|
|
|
|
|
Dev: 0xacac,
|
|
|
|
|
Disabled: true,
|
|
|
|
|
},
|
|
|
|
|
},
|
|
|
|
|
},
|
|
|
|
|
},
|
|
|
|
|
},
|
|
|
|
|
|
|
|
|
|
{
|
|
|
|
|
Chip: "domain",
|
|
|
|
|
Dev: 0,
|
|
|
|
|
PCIController: true,
|
|
|
|
|
ChildPCIBus: 0,
|
|
|
|
|
PCISlots: []PCISlot{
|
|
|
|
|
PCISlot{PCIAddr: PCIAddr{Dev: 0x0, Func: 0}, writeEmpty: true, additionalComment: "Host bridge"},
|
|
|
|
|
PCISlot{PCIAddr: PCIAddr{Dev: 0x1, Func: 0}, writeEmpty: true, additionalComment: "PCIe Bridge for discrete graphics"},
|
|
|
|
|
PCISlot{PCIAddr: PCIAddr{Dev: 0x2, Func: 0}, writeEmpty: true, additionalComment: "Internal graphics"},
|
|
|
|
|
},
|
|
|
|
|
},
|
|
|
|
|
},
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
PutPCIDev(addr, "Host bridge")
|
|
|
|
|
|
|
|
|
|
/* FIXME:XX Move part to northbridge? */
|
|
|
|
|
/* FIXME:XX some configs are unsupported. */
|
|
|
|
|
KconfigBool["MAINBOARD_HAS_NATIVE_VGA_INIT"] = true
|
|
|
|
|
KconfigBool["MAINBOARD_HAS_NATIVE_VGA_INIT_TEXTMODECFG"] = true
|
|
|
|
|
KconfigBool[i.variant+"BRIDGE_LVDS"] = true
|
|
|
|
|
|
|
|
|
|
KconfigBool["VGA"] = true
|
|
|
|
|
KconfigBool["INTEL_EDID"] = true
|
|
|
|
|
KconfigBool["CPU_INTEL_SOCKET_RPGA989"] = true
|
sandybridge ivybridge: Treat native init as first class citizen
This is a sad story. We have three different code paths for
sandybridge and ivybridge: proper native path, google MRC path, and,
everyone's favorite: Intel FSP path. For the purpose of this patch,
the FSP path lives in its own little world, and doesn't concern us.
Since MRC was first, when native files and variables were added, they
were suffixed with "_native" to separate them from the existing code.
This can cause confusion, as the suffix might make the native files
seem parasitical.
This has been bothering me for many months. MRC should be the
parasitical path, especially since we fully support native init, and
it works more reliably, on a wider range of hardware. There have been
a few board ports that never made it to coreboot.org because MRC would
hang.
gigabyte/ga-b75m-d3h is a prime example: it did not work with MRC, so
the effort was abandoned at first. Once the native path became
available, the effort was restarted and the board is now supported.
In honor of the hackers and pioneers who made the native code
possible, rename things so that their effort is the first class
citizen.
Change-Id: Ic86cee5e00bf7f598716d3d15d1ea81ca673932f
Signed-off-by: Alexandru Gagniuc <mr.nuke.me@gmail.com>
Reviewed-on: http://review.coreboot.org/11788
Tested-by: build bot (Jenkins)
Reviewed-by: Philipp Deppenwiese <zaolin@das-labor.org>
2015-09-29 06:39:12 +02:00
|
|
|
KconfigBool["NORTHBRIDGE_INTEL_"+i.variant+"BRIDGE"] = true
|
2014-10-15 21:51:47 +02:00
|
|
|
KconfigBool["INTEL_INT15"] = true
|
|
|
|
|
KconfigBool["HAVE_ACPI_TABLES"] = true
|
|
|
|
|
KconfigBool["HAVE_ACPI_RESUME"] = true
|
|
|
|
|
|
|
|
|
|
KconfigBool["HAVE_IFD_BIN"] = false
|
|
|
|
|
KconfigBool["HAVE_ME_BIN"] = false
|
|
|
|
|
|
|
|
|
|
KconfigHex["MMCONF_BASE_ADDRESS"] = 0xf0000000
|
|
|
|
|
KconfigInt["MAX_CPUS"] = 8
|
|
|
|
|
|
|
|
|
|
DSDTIncludes = append(DSDTIncludes, DSDTInclude{
|
|
|
|
|
File: "cpu/intel/model_206ax/acpi/cpu.asl",
|
|
|
|
|
})
|
|
|
|
|
|
|
|
|
|
DSDTPCI0Includes = append(DSDTPCI0Includes, DSDTInclude{
|
|
|
|
|
File: "northbridge/intel/sandybridge/acpi/sandybridge.asl",
|
|
|
|
|
})
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
func init() {
|
|
|
|
|
RegisterPCI(0x8086, 0x0100, sandybridgemc{variant: "SANDY"})
|
|
|
|
|
RegisterPCI(0x8086, 0x0104, sandybridgemc{variant: "SANDY"})
|
|
|
|
|
RegisterPCI(0x8086, 0x0150, sandybridgemc{variant: "IVY"})
|
|
|
|
|
RegisterPCI(0x8086, 0x0154, sandybridgemc{variant: "IVY"})
|
|
|
|
|
for _, id := range []uint16{
|
|
|
|
|
0x0102, 0x0106, 0x010a, 0x0112,
|
|
|
|
|
0x0116, 0x0122, 0x0126, 0x0156,
|
|
|
|
|
0x0166,
|
|
|
|
|
} {
|
|
|
|
|
RegisterPCI(0x8086, id, GenericVGA{GenericPCI{Comment: "VGA controller"}})
|
|
|
|
|
}
|
|
|
|
|
}
|