54 lines
1.5 KiB
C
54 lines
1.5 KiB
C
|
/*
|
||
|
* This file is part of the coreboot project.
|
||
|
*
|
||
|
* Copyright (C) 2013 Google Inc.
|
||
|
*
|
||
|
* This program is free software; you can redistribute it and/or modify
|
||
|
* it under the terms of the GNU General Public License as published by
|
||
|
* the Free Software Foundation; version 2 of the License.
|
||
|
*
|
||
|
* This program is distributed in the hope that it will be useful,
|
||
|
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||
|
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||
|
* GNU General Public License for more details.
|
||
|
*
|
||
|
* You should have received a copy of the GNU General Public License
|
||
|
* along with this program; if not, write to the Free Software
|
||
|
* Foundation, Inc., 51 Franklin St, Fifth Floor, Boston, MA 02110-1301 USA
|
||
|
*/
|
||
|
|
||
|
#include <console/console.h>
|
||
|
#include <device/device.h>
|
||
|
#include <device/pci.h>
|
||
|
#include <device/pci_ids.h>
|
||
|
|
||
|
#include <baytrail/iosf.h>
|
||
|
#include <baytrail/ramstage.h>
|
||
|
|
||
|
static void lpe_init(device_t dev)
|
||
|
{
|
||
|
uint32_t reg;
|
||
|
|
||
|
/* Work around for Audio Clock. */
|
||
|
reg = iosf_ccu_read(PLT_CLK_CTRL_3);
|
||
|
reg &= ~0xff;
|
||
|
reg |= PLT_CLK_CTRL_25MHZ_FREQ | PLT_CLK_CTRL_SELECT_FREQ;
|
||
|
iosf_ccu_write(PLT_CLK_CTRL_3, reg);
|
||
|
}
|
||
|
|
||
|
static const struct device_operations device_ops = {
|
||
|
.read_resources = pci_dev_read_resources,
|
||
|
.set_resources = pci_dev_set_resources,
|
||
|
.enable_resources = NULL,
|
||
|
.init = lpe_init,
|
||
|
.enable = NULL,
|
||
|
.scan_bus = NULL,
|
||
|
.ops_pci = &soc_pci_ops,
|
||
|
};
|
||
|
|
||
|
static const struct pci_driver southcluster __pci_driver = {
|
||
|
.ops = &device_ops,
|
||
|
.vendor = PCI_VENDOR_ID_INTEL,
|
||
|
.device = LPE_DEVID,
|
||
|
};
|