2003-04-22 21:02:15 +02:00
|
|
|
void sdram_no_memory(void)
|
|
|
|
{
|
|
|
|
print_err("No memory!!\r\n");
|
|
|
|
while(1) {
|
|
|
|
hlt();
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
/* Setup SDRAM */
|
2003-07-21 22:13:45 +02:00
|
|
|
void sdram_initialize(int controllers, const struct mem_controller *ctrl)
|
2003-04-22 21:02:15 +02:00
|
|
|
{
|
2003-07-21 22:13:45 +02:00
|
|
|
int i;
|
2003-04-22 21:02:15 +02:00
|
|
|
/* Set the registers we can set once to reasonable values */
|
2003-07-21 22:13:45 +02:00
|
|
|
for(i = 0; i < controllers; i++) {
|
2005-07-06 19:17:25 +02:00
|
|
|
#if CONFIG_USE_INIT
|
|
|
|
printk_debug("Ram1.%02x\r\n",i);
|
|
|
|
#else
|
2003-07-21 22:13:45 +02:00
|
|
|
print_debug("Ram1.");
|
|
|
|
print_debug_hex8(i);
|
|
|
|
print_debug("\r\n");
|
2005-07-06 19:17:25 +02:00
|
|
|
#endif
|
2003-07-21 22:13:45 +02:00
|
|
|
sdram_set_registers(ctrl + i);
|
|
|
|
}
|
2003-04-22 21:02:15 +02:00
|
|
|
|
|
|
|
/* Now setup those things we can auto detect */
|
2003-07-21 22:13:45 +02:00
|
|
|
for(i = 0; i < controllers; i++) {
|
2005-07-06 19:17:25 +02:00
|
|
|
#if CONFIG_USE_INIT
|
|
|
|
printk_debug("Ram2.%02x\r\n",i);
|
|
|
|
#else
|
2003-07-21 22:13:45 +02:00
|
|
|
print_debug("Ram2.");
|
|
|
|
print_debug_hex8(i);
|
|
|
|
print_debug("\r\n");
|
2005-07-06 19:17:25 +02:00
|
|
|
#endif
|
2003-07-21 22:13:45 +02:00
|
|
|
sdram_set_spd_registers(ctrl + i);
|
|
|
|
}
|
2003-04-22 21:02:15 +02:00
|
|
|
|
|
|
|
/* Now that everything is setup enable the SDRAM.
|
|
|
|
* Some chipsets do the work for use while on others
|
|
|
|
* we need to it by hand.
|
|
|
|
*/
|
2003-07-21 22:13:45 +02:00
|
|
|
print_debug("Ram3\r\n");
|
|
|
|
sdram_enable(controllers, ctrl);
|
2003-04-22 21:02:15 +02:00
|
|
|
|
|
|
|
print_debug("Ram4\r\n");
|
|
|
|
}
|