2020-04-03 01:21:01 +02:00
|
|
|
/* SPDX-License-Identifier: GPL-2.0-only */
|
|
|
|
/* This file is part of the coreboot project. */
|
2012-08-02 12:36:36 +02:00
|
|
|
|
|
|
|
/* DefinitionBlock Statement */
|
2018-11-22 11:15:29 +01:00
|
|
|
#include <arch/acpi.h>
|
2012-08-02 12:36:36 +02:00
|
|
|
DefinitionBlock (
|
2013-07-20 19:20:18 +02:00
|
|
|
"DSDT.AML", /* Output filename */
|
|
|
|
"DSDT", /* Signature */
|
|
|
|
0x02, /* DSDT Revision, needs to be 2 for 64bit */
|
2018-11-22 11:15:29 +01:00
|
|
|
OEM_ID,
|
|
|
|
ACPI_TABLE_CREATOR,
|
2013-07-20 19:20:18 +02:00
|
|
|
0x00010001 /* OEM Revision */
|
2012-08-02 12:36:36 +02:00
|
|
|
)
|
|
|
|
{ /* Start of ASL file */
|
2013-07-20 19:20:18 +02:00
|
|
|
/* #include <arch/x86/acpi/debug.asl> */ /* Include global debug methods if needed */
|
2012-08-02 12:36:36 +02:00
|
|
|
|
2013-07-20 19:20:18 +02:00
|
|
|
/* Globals for the platform */
|
|
|
|
#include "acpi/mainboard.asl"
|
2012-08-02 12:36:36 +02:00
|
|
|
|
2013-07-20 19:20:18 +02:00
|
|
|
/* Describe the USB Overcurrent pins */
|
|
|
|
#include "acpi/usb_oc.asl"
|
2012-08-02 12:36:36 +02:00
|
|
|
|
2013-07-20 19:20:18 +02:00
|
|
|
/* PCI IRQ mapping for the Southbridge */
|
|
|
|
#include <southbridge/amd/agesa/hudson/acpi/pcie.asl>
|
2012-08-02 12:36:36 +02:00
|
|
|
|
2020-03-20 13:56:46 +01:00
|
|
|
/* Describe the processor tree (\_SB) */
|
2013-07-20 19:20:18 +02:00
|
|
|
#include <cpu/amd/agesa/family15tn/acpi/cpu.asl>
|
2012-08-02 12:36:36 +02:00
|
|
|
|
2013-07-20 19:20:18 +02:00
|
|
|
/* Describe the supported Sleep States for this Southbridge */
|
2017-08-07 20:42:46 +02:00
|
|
|
#include <southbridge/amd/common/acpi/sleepstates.asl>
|
2012-08-02 12:36:36 +02:00
|
|
|
|
2013-07-20 19:20:18 +02:00
|
|
|
/* Describe the Sleep Methods (WAK, PTS, GTS, etc.) for this platform */
|
|
|
|
#include "acpi/sleep.asl"
|
2013-06-05 08:32:51 +02:00
|
|
|
|
2012-08-02 12:36:36 +02:00
|
|
|
Scope(\_SB) {
|
2013-07-20 19:20:18 +02:00
|
|
|
/* global utility methods expected within the \_SB scope */
|
|
|
|
#include <arch/x86/acpi/globutil.asl>
|
2012-08-02 12:36:36 +02:00
|
|
|
|
2013-07-20 19:20:18 +02:00
|
|
|
/* Describe IRQ Routing mapping for this platform (within the \_SB scope) */
|
|
|
|
#include "acpi/routing.asl"
|
2012-08-02 12:36:36 +02:00
|
|
|
|
2014-04-18 08:42:19 +02:00
|
|
|
Device(PWRB) {
|
|
|
|
Name(_HID, EISAID("PNP0C0C"))
|
|
|
|
Name(_UID, 0xAA)
|
|
|
|
Name(_PRW, Package () {3, 0x04})
|
|
|
|
Name(_STA, 0x0B)
|
|
|
|
}
|
|
|
|
|
2013-07-20 19:20:18 +02:00
|
|
|
Device(PCI0) {
|
|
|
|
/* Describe the AMD Northbridge */
|
|
|
|
#include <northbridge/amd/agesa/family15tn/acpi/northbridge.asl>
|
2012-08-02 12:36:36 +02:00
|
|
|
|
2013-07-20 19:20:18 +02:00
|
|
|
/* Describe the AMD Fusion Controller Hub Southbridge */
|
|
|
|
#include <southbridge/amd/agesa/hudson/acpi/fch.asl>
|
2012-08-02 12:36:36 +02:00
|
|
|
|
|
|
|
}
|
|
|
|
|
2013-07-20 19:20:18 +02:00
|
|
|
/* Describe PCI INT[A-H] for the Southbridge */
|
|
|
|
#include <southbridge/amd/agesa/hudson/acpi/pci_int.asl>
|
2012-08-02 12:36:36 +02:00
|
|
|
|
|
|
|
} /* End Scope(_SB) */
|
|
|
|
|
2013-07-20 19:20:18 +02:00
|
|
|
/* Describe SMBUS for the Southbridge */
|
|
|
|
#include <southbridge/amd/agesa/hudson/acpi/smbus.asl>
|
2012-08-02 12:36:36 +02:00
|
|
|
|
2013-07-20 19:20:18 +02:00
|
|
|
/* Define the General Purpose Events for the platform */
|
|
|
|
#include "acpi/gpe.asl"
|
2012-08-02 12:36:36 +02:00
|
|
|
|
2013-07-20 19:20:18 +02:00
|
|
|
/* Define the Thermal zones and methods for the platform */
|
|
|
|
#include "acpi/thermal.asl"
|
2012-08-02 12:36:36 +02:00
|
|
|
|
2013-07-20 19:20:18 +02:00
|
|
|
/* Define the System Indicators for the platform */
|
|
|
|
#include "acpi/si.asl"
|
2012-08-02 12:36:36 +02:00
|
|
|
|
|
|
|
}
|
|
|
|
/* End of ASL file */
|