2003-07-24 00:20:55 +02:00
|
|
|
# Config file for Embedded Planet EP405PC board
|
|
|
|
# This will make a target directory of ./ep405pc
|
|
|
|
|
|
|
|
target ep405pc
|
2005-07-20 20:28:12 +02:00
|
|
|
mainboard embeddedplanet/ep405pc
|
2003-07-24 00:20:55 +02:00
|
|
|
|
2009-08-27 16:22:56 +02:00
|
|
|
romimage "fallback"
|
2005-07-20 20:28:12 +02:00
|
|
|
## Enable PPC405 instructions
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_CPU_OPT="-mcpu=405"
|
2005-07-20 20:28:12 +02:00
|
|
|
|
|
|
|
## use a cross compiler
|
2009-06-30 17:17:49 +02:00
|
|
|
#option CONFIG_CROSS_COMPILE="powerpc-ibm-eabi-"
|
2005-07-20 20:28:12 +02:00
|
|
|
|
|
|
|
## Use stage 1 initialization code
|
|
|
|
option CONFIG_USE_INIT=1
|
|
|
|
|
|
|
|
## Use chip configuration
|
|
|
|
option CONFIG_CHIP_CONFIGURE=1
|
|
|
|
|
|
|
|
## We don't use compressed image
|
|
|
|
option CONFIG_COMPRESS=0
|
|
|
|
|
|
|
|
## Turn off POST codes
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_NO_POST=1
|
2005-07-20 20:28:12 +02:00
|
|
|
|
|
|
|
## Enable serial console
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_DEFAULT_CONSOLE_LOGLEVEL=8
|
2005-07-20 20:28:12 +02:00
|
|
|
option CONFIG_CONSOLE_SERIAL8250=1
|
|
|
|
# Divisor of 69 == 9600 baud due to weird clocking
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_TTYS0_DIV=69
|
|
|
|
option CONFIG_TTYS0_BAUD=9600
|
2005-07-20 20:28:12 +02:00
|
|
|
|
|
|
|
## Boot linux from IDE
|
|
|
|
option CONFIG_IDE=1
|
2006-12-15 13:56:28 +01:00
|
|
|
option CONFIG_FS_PAYLOAD=1
|
2005-07-20 20:28:12 +02:00
|
|
|
option CONFIG_FS_EXT2=1
|
|
|
|
option CONFIG_FS_ISO9660=1
|
|
|
|
option CONFIG_FS_FAT=1
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_AUTOBOOT_CMDLINE="hda1:/vmlinuz"
|
2005-07-20 20:28:12 +02:00
|
|
|
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_ROM_SIZE=1024*1024
|
2005-07-20 20:28:12 +02:00
|
|
|
|
|
|
|
## Board has fixed size RAM
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_EMBEDDED_RAM_SIZE=64*1024*1024
|
2005-07-20 20:28:12 +02:00
|
|
|
|
2008-01-18 16:08:58 +01:00
|
|
|
## Coreboot C code runs at this location in RAM
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_RAMBASE=0x00100000
|
2005-07-20 20:28:12 +02:00
|
|
|
|
|
|
|
##
|
|
|
|
## Use a 64K stack
|
|
|
|
##
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_STACK_SIZE=0x10000
|
2005-07-20 20:28:12 +02:00
|
|
|
|
|
|
|
##
|
|
|
|
## Use a 64K heap
|
|
|
|
##
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_HEAP_SIZE=0x10000
|
2005-07-20 20:28:12 +02:00
|
|
|
|
|
|
|
##
|
|
|
|
## System clock
|
|
|
|
##
|
|
|
|
option CONFIG_SYS_CLK_FREQ=33
|
|
|
|
|
2003-12-17 18:25:32 +01:00
|
|
|
##
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_ROMBASE=0xfff00000
|
2003-12-17 18:25:32 +01:00
|
|
|
|
2003-07-28 23:23:02 +02:00
|
|
|
## Reset vector address
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_RESET=0xfffffffc
|
2003-07-28 23:23:02 +02:00
|
|
|
|
2003-11-10 00:33:59 +01:00
|
|
|
## Exception vectors
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_EXCEPTION_VECTORS=CONFIG_ROMBASE+0x100
|
2003-11-10 00:33:59 +01:00
|
|
|
|
2008-01-18 16:08:58 +01:00
|
|
|
## coreboot ROM start address
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_ROMSTART=0xfff03000
|
2003-07-28 23:23:02 +02:00
|
|
|
|
2008-01-18 16:08:58 +01:00
|
|
|
## coreboot C code runs at this location in RAM
|
2009-06-30 17:17:49 +02:00
|
|
|
option CONFIG_RAMBASE=0x00100000
|
2003-07-24 00:20:55 +02:00
|
|
|
|
|
|
|
end
|
|
|
|
|
2009-08-27 16:22:56 +02:00
|
|
|
buildrom ./coreboot.rom CONFIG_ROM_SIZE "fallback"
|