2006-01-28 00:46:30 +01:00
|
|
|
#include <cpu/amd/gx2def.h>
|
|
|
|
|
2006-02-23 22:39:19 +01:00
|
|
|
static void sdram_set_registers(const struct mem_controller *ctrl)
|
2006-01-28 00:46:30 +01:00
|
|
|
{
|
|
|
|
}
|
|
|
|
|
2006-02-23 22:39:19 +01:00
|
|
|
static void sdram_set_spd_registers(const struct mem_controller *ctrl)
|
2006-01-28 00:46:30 +01:00
|
|
|
{
|
|
|
|
|
|
|
|
}
|
|
|
|
|
2006-02-23 22:39:19 +01:00
|
|
|
/* Section 6.1.3, LX processor databooks, BIOS Initialization Sequence
|
|
|
|
* Section 4.1.4, GX/CS5535 GeodeROM Porting guide */
|
|
|
|
static void sdram_enable(int controllers, const struct mem_controller *ctrl)
|
2006-01-28 00:46:30 +01:00
|
|
|
{
|
2006-02-23 22:39:19 +01:00
|
|
|
int i;
|
|
|
|
msr_t msr;
|
|
|
|
|
|
|
|
/* 1. Initialize GLMC registers base on SPD values,
|
|
|
|
* Hard coded as XpressROM for now */
|
|
|
|
print_debug("sdram_enable step 1\r\n");
|
|
|
|
msr = rdmsr(0x20000018);
|
|
|
|
msr.hi = 0x10076013;
|
2006-03-02 22:33:01 +01:00
|
|
|
msr.lo = 0x00003000;
|
2006-02-23 22:39:19 +01:00
|
|
|
wrmsr(0x20000018, msr);
|
|
|
|
|
|
|
|
msr = rdmsr(0x20000019);
|
|
|
|
msr.hi = 0x18000108;
|
2006-03-02 22:33:01 +01:00
|
|
|
msr.lo = 0x696332a3;
|
2006-02-23 22:39:19 +01:00
|
|
|
wrmsr(0x20000019, msr);
|
|
|
|
|
2006-03-02 22:33:01 +01:00
|
|
|
/* 2. clock gating for PMode */
|
2006-02-23 22:39:19 +01:00
|
|
|
msr = rdmsr(0x20002004);
|
2006-03-02 22:33:01 +01:00
|
|
|
msr.lo &= ~0x04;
|
|
|
|
msr.lo |= 0x01;
|
2006-02-23 22:39:19 +01:00
|
|
|
wrmsr(0x20002004, msr);
|
|
|
|
/* undocmented bits in GX, in LX there are
|
|
|
|
* 8 bits in PM1_UP_DLY */
|
|
|
|
msr = rdmsr(0x2000001a);
|
|
|
|
msr.lo = 0x0101;
|
|
|
|
wrmsr(0x2000001a, msr);
|
|
|
|
print_debug("sdram_enable step 2\r\n");
|
|
|
|
|
|
|
|
/* 3. release CKE mask to enable CKE */
|
|
|
|
msr = rdmsr(0x2000001d);
|
2006-03-02 22:33:01 +01:00
|
|
|
msr.lo &= ~(0x03 << 8);
|
2006-02-23 22:39:19 +01:00
|
|
|
wrmsr(0x2000201d, msr);
|
|
|
|
print_debug("sdram_enable step 3\r\n");
|
|
|
|
|
2006-03-02 22:33:01 +01:00
|
|
|
/* 4. set and clear REF_TST 16 times, more shouldn't hurt
|
|
|
|
* why this is before EMRS and MRS ? */
|
2006-03-01 00:07:27 +01:00
|
|
|
for (i = 0; i < 19; i++) {
|
|
|
|
msr = rdmsr(0x20000018);
|
|
|
|
msr.lo |= (0x01 << 3);
|
|
|
|
wrmsr(0x20000018, msr);
|
2006-03-02 22:33:01 +01:00
|
|
|
msr.lo &= ~(0x01 << 3);
|
2006-03-01 00:07:27 +01:00
|
|
|
wrmsr(0x20000018, msr);
|
|
|
|
}
|
|
|
|
print_debug("sdram_enable step 4\r\n");
|
2006-02-23 22:39:19 +01:00
|
|
|
|
|
|
|
/* 5. set refresh interval */
|
|
|
|
msr = rdmsr(0x20000018);
|
2006-03-02 22:33:01 +01:00
|
|
|
msr.lo &= ~(0xffff << 8);
|
|
|
|
msr.lo |= (0x34 << 8);
|
2006-02-23 22:39:19 +01:00
|
|
|
wrmsr(0x20000018, msr);
|
|
|
|
/* set refresh staggering to 4 SDRAM clocks */
|
|
|
|
msr = rdmsr(0x20000018);
|
2006-03-02 22:33:01 +01:00
|
|
|
msr.lo &= ~(0x03 << 6);
|
|
|
|
msr.lo |= (0x00 << 6);
|
2006-02-23 22:39:19 +01:00
|
|
|
wrmsr(0x20000018, msr);
|
2006-03-02 22:33:01 +01:00
|
|
|
print_debug("sdram_enable step 5\r\n");
|
2006-02-23 22:39:19 +01:00
|
|
|
|
2006-03-02 22:33:01 +01:00
|
|
|
/* 6. enable DLL, load Extended Mode Register by set and clear PROG_DRAM */
|
2006-02-23 22:39:19 +01:00
|
|
|
msr = rdmsr(0x20000018);
|
|
|
|
msr.lo |= ((0x01 << 28) | 0x01);
|
|
|
|
wrmsr(0x20000018, msr);
|
2006-03-02 22:33:01 +01:00
|
|
|
msr.lo &= ~((0x01 << 28) | 0x01);
|
2006-02-23 22:39:19 +01:00
|
|
|
wrmsr(0x20000018, msr);
|
2006-03-02 22:33:01 +01:00
|
|
|
print_debug("sdram_enable step 6\r\n");
|
2006-02-23 22:39:19 +01:00
|
|
|
|
|
|
|
/* 7. Reset DLL, Bit 27 is undocumented in GX datasheet,
|
|
|
|
* it is documented in LX datasheet */
|
|
|
|
/* load Mode Register by set and clear PROG_DRAM */
|
|
|
|
msr = rdmsr(0x20000018);
|
|
|
|
msr.lo |= ((0x01 << 27) | 0x01);
|
|
|
|
wrmsr(0x20000018, msr);
|
2006-03-02 22:33:01 +01:00
|
|
|
msr.lo &= ~((0x01 << 27) | 0x01);
|
2006-02-23 22:39:19 +01:00
|
|
|
wrmsr(0x20000018, msr);
|
2006-03-02 22:33:01 +01:00
|
|
|
print_debug("sdram_enable step 7\r\n");
|
2006-02-23 22:39:19 +01:00
|
|
|
|
|
|
|
/* 8. load Mode Register by set and clear PROG_DRAM */
|
|
|
|
msr = rdmsr(0x20000018);
|
|
|
|
msr.lo |= 0x01;
|
|
|
|
wrmsr(0x20000018, msr);
|
2006-03-02 22:33:01 +01:00
|
|
|
msr.lo &= ~0x01;
|
2006-02-23 22:39:19 +01:00
|
|
|
wrmsr(0x20000018, msr);
|
2006-03-02 22:33:01 +01:00
|
|
|
print_debug("sdram_enable step 8\r\n");
|
2006-02-28 16:39:25 +01:00
|
|
|
|
2006-02-23 22:39:19 +01:00
|
|
|
/* wait 200 SDCLKs */
|
|
|
|
for (i = 0; i < 200; i++)
|
|
|
|
outb(0xaa, 0x80);
|
|
|
|
|
|
|
|
/* load RDSYNC */
|
2006-02-28 16:39:25 +01:00
|
|
|
msr = rdmsr(0x2000001f);
|
2006-03-02 22:33:01 +01:00
|
|
|
msr.hi = 0x000ff300;
|
2006-03-01 00:07:27 +01:00
|
|
|
msr.lo = 0x00000000;
|
2006-02-28 16:39:25 +01:00
|
|
|
wrmsr(0x2000001f, msr);
|
2006-02-23 22:39:19 +01:00
|
|
|
|
2006-03-01 00:07:27 +01:00
|
|
|
/* set delay control */
|
|
|
|
msr = rdmsr(0x4c00000f);
|
2006-03-02 22:33:01 +01:00
|
|
|
msr.hi = 0x830d415a;
|
|
|
|
msr.lo = 0x8ea0ad6a;
|
2006-03-01 00:07:27 +01:00
|
|
|
wrmsr(0x4c00000f, msr);
|
|
|
|
|
2006-02-23 22:39:19 +01:00
|
|
|
/* DRAM working now?? */
|
2006-01-28 00:46:30 +01:00
|
|
|
|
|
|
|
}
|