2013-06-10 10:40:54 +02:00
|
|
|
##
|
|
|
|
## This file is part of the coreboot project.
|
|
|
|
##
|
|
|
|
## Copyright (C) 2008-2009 coresystems GmbH
|
|
|
|
##
|
|
|
|
## This program is free software; you can redistribute it and/or modify
|
|
|
|
## it under the terms of the GNU General Public License as published by
|
|
|
|
## the Free Software Foundation; version 2 of the License.
|
|
|
|
##
|
|
|
|
## This program is distributed in the hope that it will be useful,
|
|
|
|
## but WITHOUT ANY WARRANTY; without even the implied warranty of
|
|
|
|
## MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
|
|
|
## GNU General Public License for more details.
|
|
|
|
##
|
|
|
|
|
2015-07-30 23:50:21 +02:00
|
|
|
# CONFIG_HAVE_INTEL_FIRMWARE protects doing anything to the build.
|
|
|
|
subdirs-y += firmware
|
|
|
|
|
2015-04-27 23:02:36 +02:00
|
|
|
ifeq ($(CONFIG_SOUTHBRIDGE_INTEL_COMMON),y)
|
|
|
|
|
2013-10-11 20:14:59 +02:00
|
|
|
romstage-$(CONFIG_USBDEBUG_IN_ROMSTAGE) += usb_debug.c
|
2013-06-10 10:40:54 +02:00
|
|
|
ramstage-$(CONFIG_USBDEBUG) += usb_debug.c
|
2015-04-27 23:02:36 +02:00
|
|
|
|
2015-12-26 08:33:16 +01:00
|
|
|
romstage-$(CONFIG_SOUTHBRIDGE_INTEL_COMMON_GPIO) += gpio.c
|
|
|
|
ramstage-$(CONFIG_SOUTHBRIDGE_INTEL_COMMON_GPIO) += gpio.c
|
|
|
|
smm-$(CONFIG_SOUTHBRIDGE_INTEL_COMMON_GPIO) += gpio.c
|
2017-04-12 17:01:31 +02:00
|
|
|
|
|
|
|
romstage-$(CONFIG_SOUTHBRIDGE_INTEL_COMMON_SMBUS) += smbus.c
|
|
|
|
ramstage-$(CONFIG_SOUTHBRIDGE_INTEL_COMMON_SMBUS) += smbus.c
|
|
|
|
|
2017-09-25 12:21:07 +02:00
|
|
|
ramstage-$(CONFIG_SOUTHBRIDGE_INTEL_COMMON_SPI) += spi.c
|
|
|
|
ifeq ($(CONFIG_SPI_FLASH_SMM),y)
|
|
|
|
smm-$(CONFIG_SOUTHBRIDGE_INTEL_COMMON_SPI) += spi.c
|
|
|
|
endif
|
|
|
|
|
2015-04-27 23:02:36 +02:00
|
|
|
endif
|