soc/intel/apollolake: Add PCH_IRQx into irq.h
This patch is needed to make use of LPC common code. Change-Id: I5d0e8dbf8f8e52caf4ba78c0e3969efaac387204 Signed-off-by: Subrata Banik <subrata.banik@intel.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/45790 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org>
This commit is contained in:
parent
006acd3c28
commit
02d5faa992
|
@ -8,6 +8,8 @@
|
||||||
#define LPSS_UART1_IRQ 5 /* Need to be shared by PMC and SCC only*/
|
#define LPSS_UART1_IRQ 5 /* Need to be shared by PMC and SCC only*/
|
||||||
#define LPSS_UART2_IRQ 6 /* Need to be shared by PMC and SCC only*/
|
#define LPSS_UART2_IRQ 6 /* Need to be shared by PMC and SCC only*/
|
||||||
#define LPSS_UART3_IRQ 7 /* Need to be shared by PMC and SCC only*/
|
#define LPSS_UART3_IRQ 7 /* Need to be shared by PMC and SCC only*/
|
||||||
|
#define PCH_IRQ10 10
|
||||||
|
#define PCH_IRQ11 11
|
||||||
#define XDCI_INT 13 /* Need to be shared by PMC and SCC only*/
|
#define XDCI_INT 13 /* Need to be shared by PMC and SCC only*/
|
||||||
#define GPIO_BANK_INT 14
|
#define GPIO_BANK_INT 14
|
||||||
#define NPK_INT 16
|
#define NPK_INT 16
|
||||||
|
|
Loading…
Reference in New Issue