soc/intel/common/cse: Update comment for post-CAR global world
Change-Id: I4ec9d7d3af1c4d7713ec5dfe516b24d110303ff1 Signed-off-by: Patrick Georgi <pgeorgi@google.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/37412 Tested-by: build bot (Jenkins) <no-reply@coreboot.org> Reviewed-by: Kyösti Mälkki <kyosti.malkki@gmail.com>
This commit is contained in:
parent
5cdbce8072
commit
08c8cf9586
|
@ -146,7 +146,7 @@ static uint32_t get_cse_bar(void)
|
||||||
|
|
||||||
static uint32_t read_bar(uint32_t offset)
|
static uint32_t read_bar(uint32_t offset)
|
||||||
{
|
{
|
||||||
/* Reach PCI config space to get BAR in case CAR global not available */
|
/* Load and cache BAR */
|
||||||
if (!cse.sec_bar)
|
if (!cse.sec_bar)
|
||||||
cse.sec_bar = get_cse_bar();
|
cse.sec_bar = get_cse_bar();
|
||||||
return read32((void *)(cse.sec_bar + offset));
|
return read32((void *)(cse.sec_bar + offset));
|
||||||
|
@ -154,7 +154,7 @@ static uint32_t read_bar(uint32_t offset)
|
||||||
|
|
||||||
static void write_bar(uint32_t offset, uint32_t val)
|
static void write_bar(uint32_t offset, uint32_t val)
|
||||||
{
|
{
|
||||||
/* Reach PCI config space to get BAR in case CAR global not available */
|
/* Load and cache BAR */
|
||||||
if (!cse.sec_bar)
|
if (!cse.sec_bar)
|
||||||
cse.sec_bar = get_cse_bar();
|
cse.sec_bar = get_cse_bar();
|
||||||
return write32((void *)(cse.sec_bar + offset), val);
|
return write32((void *)(cse.sec_bar + offset), val);
|
||||||
|
|
Loading…
Reference in New Issue