mb/*/mainboard.c: Get rid of SPI AFC register

The AFC—Additional Flash Control Register is set by
southbridge code.

Remove redundant calls and get rid of it in autoport.

Change-Id: I627082e09dd055e3b3c4dd8e0b90965a9fcb4342
Signed-off-by: Patrick Rudolph <siro@das-labor.org>
Reviewed-on: https://review.coreboot.org/19493
Tested-by: build bot (Jenkins)
Reviewed-by: Nico Huber <nico.h@gmx.de>
This commit is contained in:
Patrick Rudolph 2017-04-29 18:39:32 +02:00 committed by Nico Huber
parent db508565d2
commit 0a4a4f7ae4
16 changed files with 1 additions and 16 deletions

View File

@ -21,7 +21,6 @@ static void mainboard_init(device_t dev)
{
RCBA32(0x38c8) = 0x00002005;
RCBA32(0x38c4) = 0x00800000;
RCBA32(0x38c0) = 0x00000007;
}
static void mainboard_enable(device_t dev)

View File

@ -36,7 +36,6 @@ static void mainboard_init(device_t dev)
{
RCBA32(0x38c8) = 0x00002005;
RCBA32(0x38c4) = 0x00802005;
RCBA32(0x38c0) = 0x00000007;
RCBA32(0x2240) = 0x00330e71;
RCBA32(0x2244) = 0x003f0eb1;
RCBA32(0x2248) = 0x002102cd;

View File

@ -36,7 +36,6 @@ static void mainboard_init(device_t dev)
{
RCBA32(0x38c8) = 0x00002005;
RCBA32(0x38c4) = 0x00802005;
RCBA32(0x38c0) = 0x00000007;
RCBA32(0x2240) = 0x00330e71;
RCBA32(0x2244) = 0x003f0eb1;
RCBA32(0x2248) = 0x002102cd;

View File

@ -24,7 +24,6 @@ static void mainboard_init(device_t dev)
{
RCBA32(0x38c8) = 0x00000000;
RCBA32(0x38c4) = 0x00000000;
RCBA32(0x38c0) = 0x00000000;
}
static void mainboard_enable(device_t dev)

View File

@ -32,7 +32,6 @@ static void mainboard_init(device_t dev)
{
RCBA32(0x38c8) = 0x00002005;
RCBA32(0x38c4) = 0x00802005;
RCBA32(0x38c0) = 0x00000007;
}
static u8 mainboard_fill_ec_version(char *buf, u8 buf_len)

View File

@ -25,7 +25,6 @@ static void mainboard_init(device_t dev)
/* init spi */
RCBA32(0x38c8) = 0x00002005;
RCBA32(0x38c4) = 0x00802005;
RCBA32(0x38c0) = 0x00000007;
}
static void mainboard_enable(device_t dev)

View File

@ -34,7 +34,6 @@ static void mainboard_init(device_t dev)
/* init spi */
RCBA32(0x38c8) = 0x00002005;
RCBA32(0x38c4) = 0x00802005;
RCBA32(0x38c0) = 0x00000007;
}
static void mainboard_enable(device_t dev)

View File

@ -34,7 +34,6 @@ static void mainboard_init(device_t dev)
/* init spi */
RCBA32(0x38c8) = 0x00002005;
RCBA32(0x38c4) = 0x00802005;
RCBA32(0x38c0) = 0x00000007;
}
static void mainboard_enable(device_t dev)

View File

@ -38,7 +38,6 @@ static void mainboard_init(device_t dev)
{
RCBA32(0x38c8) = 0x00002005;
RCBA32(0x38c4) = 0x00802005;
RCBA32(0x38c0) = 0x00000007;
}
/* mainboard_enable is executed as first thing after

View File

@ -38,7 +38,6 @@ static void mainboard_init(device_t dev)
{
RCBA32(0x38c8) = 0x00002005;
RCBA32(0x38c4) = 0x00802005;
RCBA32(0x38c0) = 0x00000007;
}
// mainboard_enable is executed as first thing after

View File

@ -78,7 +78,6 @@ static void mainboard_init(device_t dev)
RCBA32(0x38b4) = 0x03040002;
RCBA32(0x38c8) = 0x00002005;
RCBA32(0x38c4) = 0x00802005;
RCBA32(0x38c0) = 0x00000007;
RCBA32(0x3804) = 0x3f04e008;
printk(BIOS_SPEW, "SPI configured\n");

View File

@ -33,7 +33,6 @@ static void mainboard_init(device_t dev)
{
RCBA32(0x38c8) = 0x00002005;
RCBA32(0x38c4) = 0x00802005;
RCBA32(0x38c0) = 0x00000007;
}
// mainboard_enable is executed as first thing after

View File

@ -34,7 +34,6 @@ static void mainboard_init(device_t dev)
{
RCBA32(0x38c8) = 0x00002005;
RCBA32(0x38c4) = 0x00802005;
RCBA32(0x38c0) = 0x00000007;
}
// mainboard_enable is executed as first thing after

View File

@ -74,7 +74,6 @@ static void mainboard_enable(device_t dev)
RCBA32(0x389c) = 0x0601209f;
RCBA32(0x38b0) = 0x00000004;
RCBA32(0x38b4) = 0x03040002;
RCBA32(0x38c0) = 0x00000007;
RCBA32(0x38c8) = 0x00002005;
RCBA32(0x38c4) = 0x00802005;
RCBA32(0x3804) = 0x3f04e008;

View File

@ -22,7 +22,6 @@ static void mainboard_init(device_t dev)
{
RCBA32(0x38c8) = 0x00002009;
RCBA32(0x38c4) = 0x00802009;
RCBA32(0x38c0) = 0x00000007;
}
static void mainboard_enable(device_t dev)

View File

@ -180,7 +180,7 @@ func (b bd82x6x) Scan(ctx Context, addr PCIDevData) {
/* SPI init */
MainboardIncludes = append(MainboardIncludes, "southbridge/intel/bd82x6x/pch.h")
/* FIXME:XX Move this to runtime. */
for _, addr := range []uint16{0x38c8, 0x38c4, 0x38c0} {
for _, addr := range []uint16{0x38c8, 0x38c4} {
MainboardInit += fmt.Sprintf("\tRCBA32(0x%04x) = 0x%08x;\n", addr, inteltool.RCBA[addr])
}