soc/amd/stoneyridge/acpi: rename sb_fch.asl to mmio.asl
This file only contain the ACPI code describing the MMIO devices in the FCH, so rename it to mmio.asl. This also brings the Stoneyridge ACPI code a bit more in line with the ACPI code of the other SoCs. Signed-off-by: Felix Held <felix-coreboot@felixheld.de> Change-Id: Iccef1fc5230e3e104d8dea586a9cbaf894471c12 Reviewed-on: https://review.coreboot.org/c/coreboot/+/75597 Reviewed-by: Raul Rangel <rrangel@chromium.org> Reviewed-by: Matt DeVillier <matt.devillier@amd.corp-partner.google.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
f6421311c9
commit
0b07e36a1f
|
@ -15,8 +15,8 @@ Scope(PCI0) {
|
|||
/* Describe PCI INT[A-H] for the Southbridge */
|
||||
#include "pci_int.asl"
|
||||
|
||||
/* Describe the devices in the Southbridge */
|
||||
#include "sb_fch.asl"
|
||||
/* Describe the MMIO devices in the FCH */
|
||||
#include "mmio.asl"
|
||||
|
||||
/* Add GPIO library */
|
||||
#include <soc/amd/common/acpi/gpio_bank_lib.asl>
|
||||
|
|
Loading…
Reference in New Issue