GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

util/inteltool: rename GPIO_RSVD_* to their correct names for CNL-H 

The names of the GPIO_RSVD_* are documented in the PCH EDS, in Linux
(linux/drivers/pinctrl/intel/pinctrl-cannonlake.c) and other places.

Also, see soc/intel/tigerlake for reference.

Change-Id: Ifd6cabb646000c8dff695c5c4f7196b2779f1430
Signed-off-by: Michael Niewöhner <foss@mniewoehner.de>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/45202
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
Michael Niewöhner 2020-09-09 19:41:07 +02:00
parent f0c5d87a0e
commit 1617521f57
1 changed files with 75 additions and 75 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

150
util/inteltool/gpio_names/cannonlake.h
View File

@ -4,60 +4,60 @@
#include "gpio_groups.h" #include "gpio_groups.h"
static const char *const cannonlake_pch_h_group_a_names[] = { static const char *const cannonlake_pch_h_group_a_names[] = {
"GPP_A0", "RCIN#", "n/a", "ESPI_ALERT1#", "GPP_A0", "RCIN#", "n/a", "ESPI_ALERT1#",
"GPP_A1", "LAD0", "n/a", "ESPI_IO0", "GPP_A1", "LAD0", "n/a", "ESPI_IO0",
"GPP_A2", "LAD1", "n/a", "ESPI_IO1", "GPP_A2", "LAD1", "n/a", "ESPI_IO1",
"GPP_A3", "LAD2", "n/a", "ESPI_IO2", "GPP_A3", "LAD2", "n/a", "ESPI_IO2",
"GPP_A4", "LAD3", "n/a", "ESPI_IO3", "GPP_A4", "LAD3", "n/a", "ESPI_IO3",
"GPP_A5", "LFRAME#", "n/a", "ESPI_CS0#", "GPP_A5", "LFRAME#", "n/a", "ESPI_CS0#",
"GPP_A6", "SERIRQ", "n/a", "ESPI_CS1#", "GPP_A6", "SERIRQ", "n/a", "ESPI_CS1#",
"GPP_A7", "PIRQA#", "n/a", "ESPI_ALERT0#", "GPP_A7", "PIRQA#", "n/a", "ESPI_ALERT0#",
"GPP_A8", "CLKRUN#", "n/a", "n/a", "GPP_A8", "CLKRUN#", "n/a", "n/a",
"GPP_A9", "CLKOUT_LPC0", "n/a", "ESPI_CLK", "GPP_A9", "CLKOUT_LPC0", "n/a", "ESPI_CLK",
"GPP_A10", "CLKOUT_LPC1", "n/a", "n/a", "GPP_A10", "CLKOUT_LPC1", "n/a", "n/a",
"GPP_A11", "PME#", "SD_VDD2_PWR_EN#", "n/a", "GPP_A11", "PME#", "SD_VDD2_PWR_EN#", "n/a",
"GPP_A12", "BM_BUSY#", "ISH_GP6", "SX_EXIT_HOLDOFF#", "GPP_A12", "BM_BUSY#", "ISH_GP6", "SX_EXIT_HOLDOFF#",
"GPP_A13", "SUSWARN#/SUSPWRDNACK", "n/a", "n/a", "GPP_A13", "SUSWARN#/SUSPWRDNACK", "n/a", "n/a",
"GPP_A14", "SUS_STAT#", "n/a", "ESPI_RESET#", "GPP_A14", "SUS_STAT#", "n/a", "ESPI_RESET#",
"GPP_A15", "SUSACK#", "n/a", "n/a", "GPP_A15", "SUSACK#", "n/a", "n/a",
"GPP_A16", "CLKOUT_48", "n/a", "n/a", "GPP_A16", "CLKOUT_48", "n/a", "n/a",
"GPP_A17", "SD_VDD1_PWR_EN#", "ISH_GP7", "n/a", "GPP_A17", "SD_VDD1_PWR_EN#", "ISH_GP7", "n/a",
"GPP_A18", "ISH_GP0", "n/a", "n/a", "GPP_A18", "ISH_GP0", "n/a", "n/a",
"GPP_A19", "ISH_GP1", "n/a", "n/a", "GPP_A19", "ISH_GP1", "n/a", "n/a",
"GPP_A20", "ISH_GP2", "n/a", "n/a", "GPP_A20", "ISH_GP2", "n/a", "n/a",
"GPP_A21", "ISH_GP3", "n/a", "n/a", "GPP_A21", "ISH_GP3", "n/a", "n/a",
"GPP_A22", "ISH_GP4", "n/a", "n/a", "GPP_A22", "ISH_GP4", "n/a", "n/a",
"GPP_A23", "ISH_GP5", "n/a", "n/a", "GPP_A23", "ISH_GP5", "n/a", "n/a",
"GPIO_RSVD_0", "n/a", "n/a", "n/a", "ESPI_CLK_LOOPBK", "ESPI_CLK_LOOPBK", "n/a", "n/a",
}; };
static const char *const cannonlake_pch_h_group_b_names[] = { static const char *const cannonlake_pch_h_group_b_names[] = {
"GPP_B0", "GSPI0_CS1#", "n/a", "GPP_B0", "GSPI0_CS1#", "n/a",
"GPP_B1", "GSPI1_CS1#", "TIME_SYNC1", "GPP_B1", "GSPI1_CS1#", "TIME_SYNC1",
"GPP_B2", "VRALERT#", "n/a", "GPP_B2", "VRALERT#", "n/a",
"GPP_B3", "CPU_GP2", "n/a", "GPP_B3", "CPU_GP2", "n/a",
"GPP_B4", "CPU_GP3", "n/a", "GPP_B4", "CPU_GP3", "n/a",
"GPP_B5", "SRCCLKREQ0#", "n/a", "GPP_B5", "SRCCLKREQ0#", "n/a",
"GPP_B6", "SRCCLKREQ1#", "n/a", "GPP_B6", "SRCCLKREQ1#", "n/a",
"GPP_B7", "SRCCLKREQ2#", "n/a", "GPP_B7", "SRCCLKREQ2#", "n/a",
"GPP_B8", "SRCCLKREQ3#", "n/a", "GPP_B8", "SRCCLKREQ3#", "n/a",
"GPP_B9", "SRCCLKREQ4#", "n/a", "GPP_B9", "SRCCLKREQ4#", "n/a",
"GPP_B10", "SRCCLKREQ5#", "n/a", "GPP_B10", "SRCCLKREQ5#", "n/a",
"GPP_B11", "I2S_MCLK", "n/a", "GPP_B11", "I2S_MCLK", "n/a",
"GPP_B12", "SLP_S0#", "n/a", "GPP_B12", "SLP_S0#", "n/a",
"GPP_B13", "PLTRST#", "n/a", "GPP_B13", "PLTRST#", "n/a",
"GPP_B14", "SPKR", "n/a", "GPP_B14", "SPKR", "n/a",
"GPP_B15", "GSPI0_CS0#", "n/a", "GPP_B15", "GSPI0_CS0#", "n/a",
"GPP_B16", "GSPI0_CLK", "n/a", "GPP_B16", "GSPI0_CLK", "n/a",
"GPP_B17", "GSPI0_MISO", "n/a", "GPP_B17", "GSPI0_MISO", "n/a",
"GPP_B18", "GSPI0_MOSI", "n/a", "GPP_B18", "GSPI0_MOSI", "n/a",
"GPP_B19", "GSPI1_CS0#", "n/a", "GPP_B19", "GSPI1_CS0#", "n/a",
"GPP_B20", "GSPI1_CLK", "n/a", "GPP_B20", "GSPI1_CLK", "n/a",
"GPP_B21", "GSPI1_MISO", "n/a", "GPP_B21", "GSPI1_MISO", "n/a",
"GPP_B22", "GSPI1_MOSI", "n/a", "GPP_B22", "GSPI1_MOSI", "n/a",
"GPP_B23", "SML1ALERT#", "PCHHOT#", "GPP_B23", "SML1ALERT#", "PCHHOT#",
"GPIO_RSVD_1", "n/a", "n/a", "GSPI0_CLK_LOOPBK", "GSPI0_CLK_LOOPBK", "n/a",
"GPIO_RSVD_2", "n/a", "n/a", "GSPI1_CLK_LOOPBK", "GSPI1_CLK_LOOPBK", "n/a",
}; };
static const char *const cannonlake_pch_h_group_c_names[] = { static const char *const cannonlake_pch_h_group_c_names[] = {
@ -158,15 +158,15 @@ static const char *const cannonlake_pch_h_group_f_names[] = {
}; };
static const char *const cannonlake_pch_h_group_spi_names[] = { static const char *const cannonlake_pch_h_group_spi_names[] = {
"GPIO_RSVD_11", "SPI0_IO_2",
"GPIO_RSVD_12", "SPI0_IO_3",
"GPIO_RSVD_13", "SPI0_MISO",
"GPIO_RSVD_14", "SPI0_MOSI",
"GPIO_RSVD_15", "SPI0_CS2_B",
"GPIO_RSVD_16", "SPI0_CS0_B",
"GPIO_RSVD_17", "SPI0_CS1_B",
"GPIO_RSVD_18", "SPI0_CLK",
"GPIO_RSVD_19", "SPI0_CLK_LOOPBK",
}; };
static const char *const cannonlake_pch_h_group_g_names[] = { static const char *const cannonlake_pch_h_group_g_names[] = {
@ -181,14 +181,14 @@ static const char *const cannonlake_pch_h_group_g_names[] = {
}; };
static const char *const cannonlake_pch_h_group_aza_names[] = { static const char *const cannonlake_pch_h_group_aza_names[] = {
"GPIO_RSVD_3", "HDA_BCLK",
"GPIO_RSVD_4", "HDA_RST_B",
"GPIO_RSVD_5", "HDA_SYNC",
"GPIO_RSVD_6", "HDA_SDO",
"GPIO_RSVD_7", "HDA_SDI_0",
"GPIO_RSVD_8", "HDA_SDI_1",
"GPIO_RSVD_9", "I2S1_SFRM",
"GPIO_RSVD_10", "I2S1_TXD",
}; };
static const char *const cannonlake_pch_h_group_vgpio_0_names[] = { static const char *const cannonlake_pch_h_group_vgpio_0_names[] = {
@ -196,8 +196,8 @@ static const char *const cannonlake_pch_h_group_vgpio_0_names[] = {
"CNV_GNEN", "CNV_GNEN",
"CNV_WFEN", "CNV_WFEN",
"CNV_WCEN", "CNV_WCEN",
"CNV_BT_HOST_WAKEB", "CNV_BT_HOST_WAKE_B",
"vCNV_GNSS_HOST_WAKEB", "vCNV_GNSS_HOST_WAKE_B",
"vSD3_CD_B", "vSD3_CD_B",
"CNV_BT_IF_SELECT", "CNV_BT_IF_SELECT",
"vCNV_BT_UART_TXD", "vCNV_BT_UART_TXD",
@ -215,11 +215,11 @@ static const char *const cannonlake_pch_h_group_vgpio_0_names[] = {
"vUART0_TXD", "vUART0_TXD",
"vUART0_RXD", "vUART0_RXD",
"vUART0_CTS_B", "vUART0_CTS_B",
"vUART0_RTSB", "vUART0_RTS_B",
"vISH_UART0_TXD", "vISH_UART0_TXD",
"vISH_UART0_RXD", "vISH_UART0_RXD",
"vISH_UART0_CTS_B", "vISH_UART0_CTS_B",
"vISH_UART0_RTSB", "vISH_UART0_RTS_B",
"vISH_UART1_TXD", "vISH_UART1_TXD",
"vISH_UART1_RXD", "vISH_UART1_RXD",
"vISH_UART1_CTS_B", "vISH_UART1_CTS_B",
@ -280,9 +280,9 @@ static const char *const cannonlake_pch_h_group_i_names[] = {
"GPP_I12", "M2_SKT2_CFG1", "n/a", "GPP_I12", "M2_SKT2_CFG1", "n/a",
"GPP_I13", "M2_SKT2_CFG2", "n/a", "GPP_I13", "M2_SKT2_CFG2", "n/a",
"GPP_I14", "M2_SKT2_CFG3", "n/a", "GPP_I14", "M2_SKT2_CFG3", "n/a",
"GPIO_RSVD_40", "n/a", "n/a", "SYS_PWROK", "n/a", "n/a",
"GPIO_RSVD_41", "n/a", "n/a", "SYS_RESET_B", "n/a", "n/a",
"GPIO_RSVD_42", "n/a", "n/a", "CL_RST_B", "n/a", "n/a",
}; };
static const char *const cannonlake_pch_h_group_j_names[] = { static const char *const cannonlake_pch_h_group_j_names[] = {