GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/zork: Move GPIO sleep table to dalboz and trembyle reference 

This change moves variant_sleep_gpio_table() definition to dalboz and
trembyle references to allow each to make their own changes.

BUG=b:159749536, b:159453643

Signed-off-by: Furquan Shaikh <furquan@google.com>
Change-Id: I15b19cea05f1a540c56b6bc0507306d2348ac17f
Reviewed-on: https://review.coreboot.org/c/coreboot/+/42937
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Furquan Shaikh 2020-06-29 18:50:50 -07:00
parent 9f47a053a3
commit 189a5c7cf6
4 changed files with 36 additions and 18 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

3
src/mainboard/google/zork/variants/baseboard/Makefile.inc
View File

@ -24,7 +24,8 @@ ramstage-$(CONFIG_BOARD_GOOGLE_BASEBOARD_DALBOZ) += fsps_baseboard_dalboz.c
ramstage-y += helpers.c ramstage-y += helpers.c
ramstage-y += tpm_tis.c ramstage-y += tpm_tis.c
smm-y += gpio_baseboard_common.c smm-$(CONFIG_BOARD_GOOGLE_BASEBOARD_TREMBYLE) += gpio_baseboard_trembyle.c
smm-$(CONFIG_BOARD_GOOGLE_BASEBOARD_DALBOZ) += gpio_baseboard_dalboz.c
# Add OEM ID table # Add OEM ID table
ifeq ($(CONFIG_USE_OEM_BIN),y) ifeq ($(CONFIG_USE_OEM_BIN),y)

17
src/mainboard/google/zork/variants/baseboard/gpio_baseboard_common.c
View File

@ -30,20 +30,3 @@ const __weak struct soc_amd_gpio *variant_early_gpio_table(size_t *size)
*size = ARRAY_SIZE(early_gpio_table); *size = ARRAY_SIZE(early_gpio_table);
return early_gpio_table; return early_gpio_table;
} }
static const struct soc_amd_gpio gpio_sleep_table[] = {
/* PEN_POWER_EN */
PAD_GPO(GPIO_5, LOW),
/* PCIE_RST1_L */
PAD_GPO(GPIO_27, LOW),
/* NVME_AUX_RESET_L */
PAD_GPO(GPIO_40, LOW),
/* EN_PWR_CAMERA */
PAD_GPO(GPIO_76, LOW),
};
const __weak struct soc_amd_gpio *variant_sleep_gpio_table(size_t *size, int slp_typ)
{
*size = ARRAY_SIZE(gpio_sleep_table);
return gpio_sleep_table;
}

17
src/mainboard/google/zork/variants/baseboard/gpio_baseboard_dalboz.c
View File

@ -277,3 +277,20 @@ __weak void variant_pcie_power_reset_configure(void)
else else
wifi_power_reset_configure_pre_v3(); wifi_power_reset_configure_pre_v3();
} }
static const struct soc_amd_gpio gpio_sleep_table[] = {
/* PEN_POWER_EN */
PAD_GPO(GPIO_5, LOW),
/* PCIE_RST1_L */
PAD_GPO(GPIO_27, LOW),
/* NVME_AUX_RESET_L */
PAD_GPO(GPIO_40, LOW),
/* EN_PWR_CAMERA */
PAD_GPO(GPIO_76, LOW),
};
const __weak struct soc_amd_gpio *variant_sleep_gpio_table(size_t *size, int slp_typ)
{
*size = ARRAY_SIZE(gpio_sleep_table);
return gpio_sleep_table;
}

17
src/mainboard/google/zork/variants/baseboard/gpio_baseboard_trembyle.c
View File

@ -268,3 +268,20 @@ __weak void variant_pcie_power_reset_configure(void)
else else
wifi_power_reset_configure_pre_v3(); wifi_power_reset_configure_pre_v3();
} }
static const struct soc_amd_gpio gpio_sleep_table[] = {
/* PEN_POWER_EN */
PAD_GPO(GPIO_5, LOW),
/* PCIE_RST1_L */
PAD_GPO(GPIO_27, LOW),
/* NVME_AUX_RESET_L */
PAD_GPO(GPIO_40, LOW),
/* EN_PWR_CAMERA */
PAD_GPO(GPIO_76, LOW),
};
const __weak struct soc_amd_gpio *variant_sleep_gpio_table(size_t *size, int slp_typ)
{
*size = ARRAY_SIZE(gpio_sleep_table);
return gpio_sleep_table;
}