veyron: The ODT function is disabled for LPDDR3

We found that we should better keep ODT off for LPDDR3 on our boards.

BRANCH=veyron
BUG=chrome-os-partner:37346
TEST=Boot veyron_speedy normal

Change-Id: Id158c88769cf7ed1a5127cd09bad679a2f5e6a01
Signed-off-by: Patrick Georgi <pgeorgi@chromium.org>
Original-Commit-Id: 0d85725a6faedb5bdbe8731991c225c31f138599
Original-Change-Id: Iebb8e74706756508dd56b85ad87baad48893c619
Original-Signed-off-by: jinkun.hong <jinkun.hong@rock-chips.com>
Original-Signed-off-by: Julius Werner <jwerner@chromium.org>
Original-Reviewed-on: https://chromium-review.googlesource.com/255381
Reviewed-on: http://review.coreboot.org/9830
Tested-by: build bot (Jenkins)
Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
jinkun.hong 2015-03-03 14:20:58 +08:00 committed by Patrick Georgi
parent c447f43f94
commit 19ee1569f6
10 changed files with 10 additions and 10 deletions

View File

@ -74,5 +74,5 @@
.dramtype = LPDDR3,
.num_channels = 2,
.stride = 9,
.odt = 1
.odt = 0,
},

View File

@ -74,5 +74,5 @@
.dramtype = LPDDR3,
.num_channels = 2,
.stride = 9,
.odt = 1
.odt = 0,
},

View File

@ -74,5 +74,5 @@
.dramtype = LPDDR3,
.num_channels = 2,
.stride = 9,
.odt = 1
.odt = 0,
},

View File

@ -74,5 +74,5 @@
.dramtype = LPDDR3,
.num_channels = 2,
.stride = 9,
.odt = 1
.odt = 0,
},

View File

@ -74,5 +74,5 @@
.dramtype = LPDDR3,
.num_channels = 2,
.stride = 9,
.odt = 1
.odt = 0,
},

View File

@ -73,5 +73,5 @@
.dramtype = LPDDR3,
.num_channels = 1,
.stride = 22,
.odt = 1
.odt = 0,
},

View File

@ -74,5 +74,5 @@
.dramtype = LPDDR3,
.num_channels = 2,
.stride = 9,
.odt = 1
.odt = 0,
},

View File

@ -73,5 +73,5 @@
.dramtype = LPDDR3,
.num_channels = 2,
.stride = 13,
.odt = 1
.odt = 0,
},

View File

@ -74,5 +74,5 @@
.dramtype = LPDDR3,
.num_channels = 2,
.stride = 9,
.odt = 1
.odt = 0,
},

View File

@ -73,5 +73,5 @@
.dramtype = LPDDR3,
.num_channels = 2,
.stride = 13,
.odt = 1
.odt = 0,
},