google/chell: update dptf TSR1 & TSR2 critial points
update dptf TSR1 & TSR2 critial points from 70 to 75 TSR1 & TSR2 are reach 68 degree that is close to 70 degree afer SVPT test, change the point will avoid to trigger critial in our factory run in test BRANCH=none BUG=none TEST=build and boot chell DUT Change-Id: Ie5b8b24d82e929a7bd254967b70b61fda2c8bd0a Signed-off-by: Patrick Georgi <pgeorgi@chromium.org> Original-Commit-Id: cf29fee19edf425010cc76af95b7a8e73a3d82bb Original-Change-Id: Idb9dd77432cfd246c1c612e52c6f945352e265ca Original-Signed-off-by: Wisley Chen <Wisley.Chen@quantatw.com> Original-Reviewed-on: https://chromium-review.googlesource.com/313967 Original-Commit-Ready: Duncan Laurie <dlaurie@chromium.org> Original-Tested-by: Chen Wisley <wisley.chen@quantatw.com> Original-Reviewed-by: Aaron Durbin <adurbin@chromium.org> Original-Reviewed-by: Chen Wisley <wisley.chen@quantatw.com> Reviewed-on: https://review.coreboot.org/12604 Tested-by: build bot (Jenkins) Reviewed-by: Stefan Reinauer <stefan.reinauer@coreboot.org>
This commit is contained in:
parent
8c83c65ef3
commit
1a8e43e4e3
|
@ -25,12 +25,12 @@
|
||||||
#define DPTF_TSR1_SENSOR_ID 2
|
#define DPTF_TSR1_SENSOR_ID 2
|
||||||
#define DPTF_TSR1_SENSOR_NAME "Charger"
|
#define DPTF_TSR1_SENSOR_NAME "Charger"
|
||||||
#define DPTF_TSR1_PASSIVE 55
|
#define DPTF_TSR1_PASSIVE 55
|
||||||
#define DPTF_TSR1_CRITICAL 70
|
#define DPTF_TSR1_CRITICAL 75
|
||||||
|
|
||||||
#define DPTF_TSR2_SENSOR_ID 3
|
#define DPTF_TSR2_SENSOR_ID 3
|
||||||
#define DPTF_TSR2_SENSOR_NAME "DRAM"
|
#define DPTF_TSR2_SENSOR_NAME "DRAM"
|
||||||
#define DPTF_TSR2_PASSIVE 55
|
#define DPTF_TSR2_PASSIVE 55
|
||||||
#define DPTF_TSR2_CRITICAL 70
|
#define DPTF_TSR2_CRITICAL 75
|
||||||
|
|
||||||
#define DPTF_TSR3_SENSOR_ID 4
|
#define DPTF_TSR3_SENSOR_ID 4
|
||||||
#define DPTF_TSR3_SENSOR_NAME "WiFi"
|
#define DPTF_TSR3_SENSOR_NAME "WiFi"
|
||||||
|
|
Loading…
Reference in New Issue