soc/amd: Fix X86_RESET_VECTOR location in comments
Change-Id: I3e4b3cbed8abe3988d9f48c13d01400af75a4776 Signed-off-by: Kyösti Mälkki <kyosti.malkki@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/48307 Reviewed-by: Furquan Shaikh <furquan@google.com> Reviewed-by: Felix Held <felix-coreboot@felixheld.de> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
aa5ff5a0fc
commit
21cad6c3fc
|
@ -29,10 +29,10 @@
|
|||
* | FSP-M |
|
||||
* | (FSP_M_SIZE) |
|
||||
* +--------------------------------+ FSP_M_ADDR
|
||||
* | |X86_RESET_VECTOR = ROMSTAGE_ADDR + ROMSTAGE_SIZE - 0x10
|
||||
* | romstage |
|
||||
* | (ROMSTAGE_SIZE) |
|
||||
* +--------------------------------+ ROMSTAGE_ADDR
|
||||
* | | X86_RESET_VECTOR = BOOTBLOCK_ADDR + C_ENV_BOOTBLOCK_SIZE - 0x10
|
||||
* | bootblock |
|
||||
* | (C_ENV_BOOTBLOCK_SIZE) |
|
||||
* +--------------------------------+ BOOTBLOCK_ADDR
|
||||
|
|
|
@ -75,10 +75,10 @@ struct dptc_input {
|
|||
* | FSP-M |
|
||||
* | (FSP_M_SIZE) |
|
||||
* +--------------------------------+ FSP_M_ADDR
|
||||
* | |X86_RESET_VECTOR = ROMSTAGE_ADDR + ROMSTAGE_SIZE - 0x10
|
||||
* | romstage |
|
||||
* | (ROMSTAGE_SIZE) |
|
||||
* +--------------------------------+ ROMSTAGE_ADDR
|
||||
* | | X86_RESET_VECTOR = BOOTBLOCK_ADDR + C_ENV_BOOTBLOCK_SIZE - 0x10
|
||||
* | bootblock |
|
||||
* | (C_ENV_BOOTBLOCK_SIZE) |
|
||||
* +--------------------------------+ BOOTBLOCK_ADDR
|
||||
|
|
Loading…
Reference in New Issue