soc/intel/common/block/smbus: Add Cannonpoint PCH-H PCI ID
This is required to make sure the defined SMBUS_BASE address is valid even after PCI enumeration. Tested on Prodrive Hermes. Change-Id: Ibd40e556fd890000836d23682d4e9e3aa5200c54 Signed-off-by: Patrick Rudolph <patrick.rudolph@9elements.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/46562 Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
5ec02680eb
commit
2c70708a78
|
@ -77,6 +77,7 @@ static struct device_operations smbus_ops = {
|
||||||
static const unsigned short pci_device_ids[] = {
|
static const unsigned short pci_device_ids[] = {
|
||||||
PCI_DEVICE_ID_INTEL_APL_SMBUS,
|
PCI_DEVICE_ID_INTEL_APL_SMBUS,
|
||||||
PCI_DEVICE_ID_INTEL_CNL_SMBUS,
|
PCI_DEVICE_ID_INTEL_CNL_SMBUS,
|
||||||
|
PCI_DEVICE_ID_INTEL_CNP_H_SMBUS,
|
||||||
PCI_DEVICE_ID_INTEL_SPT_LP_SMBUS,
|
PCI_DEVICE_ID_INTEL_SPT_LP_SMBUS,
|
||||||
PCI_DEVICE_ID_INTEL_SPT_H_SMBUS,
|
PCI_DEVICE_ID_INTEL_SPT_H_SMBUS,
|
||||||
PCI_DEVICE_ID_INTEL_LWB_SMBUS_SUPER,
|
PCI_DEVICE_ID_INTEL_LWB_SMBUS_SUPER,
|
||||||
|
|
Loading…
Reference in New Issue