GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/poppy: Configure pen reset and eject lines 

This change configures the GPIOs for pen reset and eject lines and
exports required properties using ACPI table.

BUG=b:70773138

Change-Id: I52f6c3dced54259cde8ee6753275622622e15954
Signed-off-by: Furquan Shaikh <furquan@chromium.org>
Reviewed-on: https://review.coreboot.org/22926
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Aaron Durbin <adurbin@chromium.org>
This commit is contained in:
Furquan Shaikh 2017-12-17 21:01:54 -08:00 committed by Furquan Shaikh
parent 9c12e90819
commit 2d12a901fb
2 changed files with 11 additions and 6 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

5
src/mainboard/google/poppy/variants/baseboard/devicetree.cb
View File

@ -308,6 +308,11 @@ chip soc/intel/skylake
register "generic.hid" = ""WCOM50C1"" register "generic.hid" = ""WCOM50C1""
register "generic.desc" = ""WCOM Digitizer"" register "generic.desc" = ""WCOM Digitizer""
register "generic.irq" = "ACPI_IRQ_LEVEL_LOW(GPP_D1_IRQ)" register "generic.irq" = "ACPI_IRQ_LEVEL_LOW(GPP_D1_IRQ)"
register "generic.wake" = "GPE0_DW1_12"
register "generic.has_power_resource" = "1"
register "generic.disable_gpio_export_in_crs" = "1"
register "generic.reset_gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_LOW(GPP_D3)"
register "generic.reset_delay_ms" = "1"
register "hid_desc_reg_offset" = "0x1" register "hid_desc_reg_offset" = "0x1"
device i2c 0x9 on end device i2c 0x9 on end
end end

12
src/mainboard/google/poppy/variants/baseboard/gpio.c
View File

@ -166,8 +166,8 @@ static const struct pad_config gpio_table[] = {
PAD_CFG_GPI_APIC(GPP_D1, NONE, PLTRST), PAD_CFG_GPI_APIC(GPP_D1, NONE, PLTRST),
/* D2 : SPI1_MISO ==> PEN_PDCT_L */ /* D2 : SPI1_MISO ==> PEN_PDCT_L */
PAD_CFG_GPI_GPIO_DRIVER(GPP_D2, NONE, DEEP), PAD_CFG_GPI_GPIO_DRIVER(GPP_D2, NONE, DEEP),
/* D3 : SPI1_MOSI ==> NC */ /* D3 : SPI1_MOSI ==> PEN_RST_L */
PAD_CFG_NC(GPP_D3), PAD_CFG_GPO(GPP_D3, 0, DEEP),
/* D4 : FASHTRIG ==> NC */ /* D4 : FASHTRIG ==> NC */
PAD_CFG_NC(GPP_D4), PAD_CFG_NC(GPP_D4),
/* D5 : ISH_I2C0_SDA ==> ISH_I2C_SENSOR_1V8_SDA */ /* D5 : ISH_I2C0_SDA ==> ISH_I2C_SENSOR_1V8_SDA */
@ -176,16 +176,16 @@ static const struct pad_config gpio_table[] = {
PAD_CFG_NF_1V8(GPP_D6, NONE, DEEP, NF1), PAD_CFG_NF_1V8(GPP_D6, NONE, DEEP, NF1),
/* D7 : ISH_I2C1_SDA ==> NC */ /* D7 : ISH_I2C1_SDA ==> NC */
PAD_CFG_NC(GPP_D7), PAD_CFG_NC(GPP_D7),
/* D8 : ISH_I2C1_SCL ==> NC */ /* D8 : ISH_I2C1_SCL ==> PEN_EJECT_ODL -- for notification */
PAD_CFG_NC(GPP_D8), PAD_CFG_GPI(GPP_D8, NONE, PLTRST),
/* D9 : ISH_SPI_CS# ==> HP_IRQ_GPIO */ /* D9 : ISH_SPI_CS# ==> HP_IRQ_GPIO */
PAD_CFG_GPI_GPIO_DRIVER(GPP_D9, NONE, PLTRST), PAD_CFG_GPI_GPIO_DRIVER(GPP_D9, NONE, PLTRST),
/* D10 : ISH_SPI_CLK ==> SPKR_RST_L */ /* D10 : ISH_SPI_CLK ==> SPKR_RST_L */
PAD_CFG_GPO(GPP_D10, 1, DEEP), PAD_CFG_GPO(GPP_D10, 1, DEEP),
/* D11 : ISH_SPI_MISO ==> SPKR_INT_L */ /* D11 : ISH_SPI_MISO ==> SPKR_INT_L */
PAD_CFG_GPI_APIC(GPP_D11, NONE, PLTRST), PAD_CFG_GPI_APIC(GPP_D11, NONE, PLTRST),
/* D12 : ISH_SPI_MOSI ==> NC */ /* D12 : ISH_SPI_MOSI ==> PEN_EJECT_ODL -- for wake event */
PAD_CFG_NC(GPP_D12), PAD_CFG_GPI_ACPI_SCI(GPP_D12, NONE, DEEP, INVERT),
/* D13 : ISH_UART0_RXD ==> NC */ /* D13 : ISH_UART0_RXD ==> NC */
PAD_CFG_NC(GPP_D13), PAD_CFG_NC(GPP_D13),
/* D14 : ISH_UART0_TXD ==> NC */ /* D14 : ISH_UART0_TXD ==> NC */