GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

soc/intel/common/block/cse: Tidy up table in comment 

Adjust an ASCII art table so that it looks good: consistent padding and
aligned table borders.

Change-Id: I26196f969406e03f320256b0c3a337282f636914
Signed-off-by: Angel Pons <th3fanbus@gmail.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/66707
Reviewed-by: Matt DeVillier <matt.devillier@gmail.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Subrata Banik <subratabanik@google.com>
This commit is contained in:
Angel Pons 2022-08-13 19:50:28 +02:00 committed by Martin Roth
parent 492ce25475
commit 2e8e0601fd
1 changed files with 3 additions and 3 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

6
src/soc/intel/common/block/cse/cse_lite.c
View File

@ -34,9 +34,9 @@
* CSE Firmware supports 3 boot partitions. For CSE Lite SKU, only 2 boot partitions are
* used and 3rd boot partition is set to BP_STATUS_PARTITION_NOT_PRESENT.
* CSE Lite SKU Image Layout:
* ------------- ------------------ --------------------
* |CSE REGION | => | RO | DATA | RW | => | BP1 | DATA | BP2 |
* ------------- ------------------ --------------------
* +------------+ +----+------+----+ +-----+------+-----+
* | CSE REGION | => | RO | DATA | RW | => | BP1 | DATA | BP2 |
* +------------+ +----+------+----+ +-----+------+-----+
*/
#define CSE_MAX_BOOT_PARTITIONS 3