soc/intel/alderlake: Add new CPU ID
Add new CPU ID 0x906A3 (L0 stepping). Signed-off-by: Lean Sheng Tan <sheng.tan@9elements.com> Change-Id: I280da46e5fdd3792df50556e2804b3bcb346eee3 Reviewed-on: https://review.coreboot.org/c/coreboot/+/63302 Reviewed-by: Arthur Heymans <arthur@aheymans.xyz> Reviewed-by: Paul Menzel <paulepanter@mailbox.org> Reviewed-by: Angel Pons <th3fanbus@gmail.com> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
9e78dd1357
commit
311ddf3b81
|
@ -54,6 +54,7 @@
|
|||
#define CPUID_ALDERLAKE_J0 0x906a0
|
||||
#define CPUID_ALDERLAKE_Q0 0x906a1
|
||||
#define CPUID_ALDERLAKE_K0 0x906a2
|
||||
#define CPUID_ALDERLAKE_L0 0x906a3
|
||||
#define CPUID_ALDERLAKE_R0 0x906a4
|
||||
#define CPUID_ALDERLAKE_N_A0 0xb06e0
|
||||
#define CPUID_METEORLAKE_A0_1 0xa06a0
|
||||
|
|
|
@ -25,6 +25,7 @@ static struct {
|
|||
} cpu_table[] = {
|
||||
{ CPUID_ALDERLAKE_J0, "Alderlake J0 Platform" },
|
||||
{ CPUID_ALDERLAKE_K0, "Alderlake K0 Platform" },
|
||||
{ CPUID_ALDERLAKE_L0, "Alderlake L0 Platform" },
|
||||
{ CPUID_ALDERLAKE_Q0, "Alderlake Q0 Platform" },
|
||||
{ CPUID_ALDERLAKE_R0, "Alderlake R0 Platform" },
|
||||
{ CPUID_ALDERLAKE_N_A0, "Alderlake-N Platform" },
|
||||
|
|
|
@ -72,6 +72,7 @@ static const struct cpu_device_id cpu_table[] = {
|
|||
{ X86_VENDOR_INTEL, CPUID_ALDERLAKE_S_A0 },
|
||||
{ X86_VENDOR_INTEL, CPUID_ALDERLAKE_J0 },
|
||||
{ X86_VENDOR_INTEL, CPUID_ALDERLAKE_K0 },
|
||||
{ X86_VENDOR_INTEL, CPUID_ALDERLAKE_L0 },
|
||||
{ X86_VENDOR_INTEL, CPUID_ALDERLAKE_Q0 },
|
||||
{ X86_VENDOR_INTEL, CPUID_ALDERLAKE_R0 },
|
||||
{ X86_VENDOR_INTEL, CPUID_ALDERLAKE_N_A0 },
|
||||
|
|
Loading…
Reference in New Issue