nb/intel/sandybridge: Move register headers into a subfolder
Move all files with register definitions into a `registers` subfolder. Subsequent commits will move the remaining registers into this folder. Tested with BUILD_TIMELESS=1, Lenovo ThinkPad X230 remains identical. Change-Id: Ie525e755f32599db97af7969fc7fbb36a5d826b6 Signed-off-by: Angel Pons <th3fanbus@gmail.com> Reviewed-on: https://review.coreboot.org/c/coreboot/+/45358 Reviewed-by: Tim Wawrzynczak <twawrzynczak@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
f950a7ec67
commit
3447db5fe4
|
@ -1,7 +1,7 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||
|
||||
#ifndef __SANDYBRIDGE_HOSTBRIDGE_REGS_H__
|
||||
#define __SANDYBRIDGE_HOSTBRIDGE_REGS_H__
|
||||
#ifndef __SANDYBRIDGE_REGISTERS_HOST_BRIDGE_H__
|
||||
#define __SANDYBRIDGE_REGISTERS_HOST_BRIDGE_H__
|
||||
|
||||
#define EPBAR 0x40
|
||||
#define MCHBAR 0x48
|
||||
|
@ -60,4 +60,4 @@
|
|||
|
||||
#define DIDOR 0xf3 /* Device ID override, for debug and samples only */
|
||||
|
||||
#endif /* __SANDYBRIDGE_HOSTBRIDGE_REGS_H__ */
|
||||
#endif /* __SANDYBRIDGE_REGISTERS_HOST_BRIDGE_H__ */
|
|
@ -1,7 +1,7 @@
|
|||
/* SPDX-License-Identifier: GPL-2.0-only */
|
||||
|
||||
#ifndef __SANDYBRIDGE_MCHBAR_REGS_H__
|
||||
#define __SANDYBRIDGE_MCHBAR_REGS_H__
|
||||
#ifndef __SANDYBRIDGE_REGISTERS_MCHBAR_H__
|
||||
#define __SANDYBRIDGE_REGISTERS_MCHBAR_H__
|
||||
|
||||
/*
|
||||
* ### IOSAV memory controller interface poking state machine notes ###
|
||||
|
@ -533,4 +533,4 @@
|
|||
#define CRDTCTL4 0x7410 /* Read Return Tracker credits */
|
||||
#define CRDTLCK 0x77fc
|
||||
|
||||
#endif /* __SANDYBRIDGE_MCHBAR_REGS_H__ */
|
||||
#endif /* __SANDYBRIDGE_REGISTERS_MCHBAR_H__ */
|
|
@ -36,7 +36,7 @@ enum platform_type {
|
|||
/* Device 0:0.0 PCI configuration space (Host Bridge) */
|
||||
#define HOST_BRIDGE PCI_DEV(0, 0, 0)
|
||||
|
||||
#include "hostbridge_regs.h"
|
||||
#include "registers/host_bridge.h"
|
||||
|
||||
|
||||
/* Devices 0:1.0, 0:1.1, 0:1.2, 0:6.0 PCI configuration space (PCI Express Graphics) */
|
||||
|
@ -66,7 +66,7 @@ enum platform_type {
|
|||
#define MCHBAR32_AND_OR(x, and, or) (MCHBAR32(x) = (MCHBAR32(x) & (and)) | (or))
|
||||
|
||||
/* As there are many registers, define them on a separate file */
|
||||
#include "mchbar_regs.h"
|
||||
#include "registers/mchbar.h"
|
||||
|
||||
/*
|
||||
* EPBAR - Egress Port Root Complex Register Block
|
||||
|
|
Loading…
Reference in New Issue