GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

src/drivers/intel/wifi: Add a W/A for Intel ThP2 9260 

This patch adds a workaround for ThP2. The PCIe root port LCTL2.TLS
is by default GEN1 and ThP has bad synchronization on polarity
inversion. When the root port request for speed change, ThP doesn’t
confirm the request, and both sides are moving to polling after
timeout, hot reset is issued, and then most of the CFG space is
initialized. From the observation, CCC/ECPM/LTR would be reset to
default but CCC/ECPM of root port and end devices have been
reconfigured in pci_scan. The LTR configuration for root port
is still missing.

BUG=B:117618636
BRANCH=None
TEST=Warm/cold reset for 10 times and didn't see unsupported request
     related AER error messages & $lspci -vvs 00:1c.0|grep LTR and
     ensure LTR+ is presenti & $iotools pci_read32 0 0x1c 0 0x68
     and ensure bit10 is set.

Change-Id: Id5d2814488fbc9db927edb2ead972b73ebc336ce
Signed-off-by: Gaggery Tsai <gaggery.tsai@intel.com>
Reviewed-on: https://review.coreboot.org/c/30486
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Reviewed-by: Duncan Laurie <dlaurie@chromium.org>
This commit is contained in:
Gaggery Tsai 2018-12-28 10:26:44 -08:00 committed by Duncan Laurie
parent 64925b5128
commit 3afb84a245
1 changed files with 25 additions and 0 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

25
src/drivers/intel/wifi/wifi.c
View File

@ -255,9 +255,34 @@ static const char *intel_wifi_acpi_name(const struct device *dev)
}
#endif
static void pci_dev_apply_quirks(struct device *dev)
{
unsigned int cap;
uint16_t val;
struct device *root = dev->bus->dev;
switch (dev->device) {
case PCI_DEVICE_ID_TP_9260_SERIES_WIFI:
cap = pci_find_capability(root, PCI_CAP_ID_PCIE);
/* Check the LTR for root port and enable it */
if (cap) {
val = pci_read_config16(root, cap +
PCI_EXP_DEV_CAP2_OFFSET);
if (val & LTR_MECHANISM_SUPPORT) {
val = pci_read_config16(root, cap +
PCI_EXP_DEV_CTL_STS2_CAP_OFFSET);
val |= LTR_MECHANISM_EN;
pci_write_config16(root, cap +
PCI_EXP_DEV_CTL_STS2_CAP_OFFSET, val);
}
}
}
}
static void wifi_pci_dev_init(struct device *dev)
{
pci_dev_init(dev);
pci_dev_apply_quirks(dev);
if (IS_ENABLED(CONFIG_ELOG)) {
uint32_t val;