GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/siemens/mc_ehl2: Disable SATA 

With latest hardware revision SATA interface is no longer used on this
mainboard. The mainboard is still in development and not yet released
and for this reason there may still be adjustments.

Change-Id: Icbf088ce4c907e207f6f5d11b8bf5556fe2c90d6
Signed-off-by: Mario Scheithauer <mario.scheithauer@siemens.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/61414
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Werner Zeh <werner.zeh@siemens.com>
This commit is contained in:
Mario Scheithauer 2022-01-27 09:23:22 +01:00 committed by Felix Held
parent 92b7815702
commit 3c965dc3ac
1 changed files with 1 additions and 9 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

10
src/mainboard/siemens/mc_ehl/variants/mc_ehl2/devicetree.cb
View File

@ -77,13 +77,7 @@ chip soc/intel/elkhartlake
register "PcieRpLtrDisable[4]" = "true" register "PcieRpLtrDisable[4]" = "true"
register "PcieRpLtrDisable[6]" = "true" register "PcieRpLtrDisable[6]" = "true"
# Storage (SATA/SDCARD/EMMC) related UPDs # Storage (SDCARD/EMMC) related UPDs
register "SataSalpSupport" = "0"
register "SataPortsEnable[0]" = "0"
register "SataPortsEnable[1]" = "1"
register "SataPortsDevSlp[0]" = "0"
register "SataPortsDevSlp[1]" = "0"
register "ScsEmmcHs400Enabled" = "1" register "ScsEmmcHs400Enabled" = "1"
register "ScsEmmcDdr50Enabled" = "1" register "ScsEmmcDdr50Enabled" = "1"
register "SdCardPowerEnableActiveHigh" = "1" register "SdCardPowerEnableActiveHigh" = "1"
@ -155,8 +149,6 @@ chip soc/intel/elkhartlake
device pci 16.0 hidden end # Management Engine Interface 1 device pci 16.0 hidden end # Management Engine Interface 1
device pci 17.0 on end # SATA
device pci 19.0 on end # I2C4 device pci 19.0 on end # I2C4
device pci 19.1 on end # I2C5 device pci 19.1 on end # I2C5
device pci 19.2 on end # UART2 device pci 19.2 on end # UART2