mb/google/kahlee/treeya: Tune VIH and meet spec
According to vendor Bayhub requirement need tune VIH make it meets spec --0x304(6:4) CLK = 3 --0x304(3:0) DAT = 5 BUG=None TEST=build firmware and measure VIH whether meets spec Signed-off-by: Peichao Wang <peichao.wang@bitland.corp-partner.google.com> Change-Id: I4de9e6cfb37e3b76f7afc206cbe3396b8da2d6dd Reviewed-on: https://review.coreboot.org/c/coreboot/+/37458 Reviewed-by: Raul Rangel <rrangel@chromium.org> Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
parent
2f72a204a7
commit
3de43e9541
|
@ -17,4 +17,4 @@ subdirs-y += ./spd
|
|||
|
||||
romstage-y += ../baseboard/romstage.c
|
||||
|
||||
ramstage-y += ../baseboard/mainboard.c
|
||||
ramstage-y += mainboard.c
|
||||
|
|
|
@ -0,0 +1,126 @@
|
|||
/*
|
||||
* This file is part of the coreboot project.
|
||||
*
|
||||
* Copyright 2018 Google LLC
|
||||
*
|
||||
* This program is free software; you can redistribute it and/or modify
|
||||
* it under the terms of the GNU General Public License as published by
|
||||
* the Free Software Foundation; version 2 of the License.
|
||||
*
|
||||
* This program is distributed in the hope that it will be useful,
|
||||
* but WITHOUT ANY WARRANTY; without even the implied warranty of
|
||||
* MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
|
||||
* GNU General Public License for more details.
|
||||
*/
|
||||
|
||||
#include <ec/google/chromeec/ec.h>
|
||||
#include <baseboard/variants.h>
|
||||
#include <boardid.h>
|
||||
#include <cbfs.h>
|
||||
#include <gpio.h>
|
||||
#include <smbios.h>
|
||||
#include <variant/gpio.h>
|
||||
#include <device/mmio.h>
|
||||
#include <device/pci.h>
|
||||
#include <device/pci_ops.h>
|
||||
#include <drivers/generic/bayhub/bh720.h>
|
||||
|
||||
uint32_t sku_id(void)
|
||||
{
|
||||
static int sku = -1;
|
||||
|
||||
if (sku == -1)
|
||||
sku = google_chromeec_get_sku_id();
|
||||
|
||||
return sku;
|
||||
}
|
||||
|
||||
uint8_t variant_board_sku(void)
|
||||
{
|
||||
return sku_id();
|
||||
}
|
||||
|
||||
void variant_mainboard_suspend_resume(void)
|
||||
{
|
||||
/* Enable backlight - GPIO 133 active low */
|
||||
gpio_set(GPIO_133, 0);
|
||||
}
|
||||
|
||||
void board_bh720(struct device *dev)
|
||||
{
|
||||
u32 sdbar;
|
||||
u32 bh720_pcr_data;
|
||||
|
||||
sdbar = pci_read_config32(dev, PCI_BASE_ADDRESS_1);
|
||||
|
||||
/* Enable Memory Access Function */
|
||||
write32((void *)(sdbar + BH720_MEM_ACCESS_EN), 0x40000000);
|
||||
write32((void *)(sdbar + BH720_MEM_RW_DATA), 0x80000000);
|
||||
write32((void *)(sdbar + BH720_MEM_RW_ADR), 0x800000D0);
|
||||
|
||||
/* Set EMMC VCCQ 1.8V PCR 0x308[4] */
|
||||
write32((void *)(sdbar + BH720_MEM_RW_ADR),
|
||||
BH720_MEM_RW_READ | BH720_PCR_EMMC_SETTING);
|
||||
bh720_pcr_data = read32((void *)(sdbar + BH720_MEM_RW_DATA));
|
||||
write32((void *)(sdbar + BH720_MEM_RW_DATA),
|
||||
bh720_pcr_data | BH720_PCR_EMMC_SETTING_1_8V);
|
||||
write32((void *)(sdbar + BH720_MEM_RW_ADR),
|
||||
BH720_MEM_RW_WRITE | BH720_PCR_EMMC_SETTING);
|
||||
|
||||
/* Set Base clock to 200MHz(PCR 0x304[31:16] = 0x2510) */
|
||||
write32((void *)(sdbar + BH720_MEM_RW_ADR),
|
||||
BH720_MEM_RW_READ | BH720_PCR_DrvStrength_PLL);
|
||||
bh720_pcr_data = read32((void *)(sdbar + BH720_MEM_RW_DATA));
|
||||
bh720_pcr_data &= 0x0000FFFF;
|
||||
bh720_pcr_data |= 0x2510 << 16;
|
||||
write32((void *)(sdbar + BH720_MEM_RW_DATA), bh720_pcr_data);
|
||||
write32((void *)(sdbar + BH720_MEM_RW_ADR),
|
||||
BH720_MEM_RW_WRITE | BH720_PCR_DrvStrength_PLL);
|
||||
|
||||
/* Use PLL Base clock PCR 0x3E4[22] = 1 */
|
||||
write32((void *)(sdbar + BH720_MEM_RW_ADR),
|
||||
BH720_MEM_RW_READ | BH720_PCR_CSR);
|
||||
bh720_pcr_data = read32((void *)(sdbar + BH720_MEM_RW_DATA));
|
||||
write32((void *)(sdbar + BH720_MEM_RW_DATA),
|
||||
bh720_pcr_data | BH720_PCR_CSR_EMMC_MODE_SEL);
|
||||
write32((void *)(sdbar + BH720_MEM_RW_ADR),
|
||||
BH720_MEM_RW_WRITE | BH720_PCR_CSR);
|
||||
|
||||
/* Disable Memory Access */
|
||||
write32((void *)(sdbar + BH720_MEM_RW_DATA), 0x80000001);
|
||||
write32((void *)(sdbar + BH720_MEM_RW_ADR), 0x800000D0);
|
||||
write32((void *)(sdbar + BH720_MEM_ACCESS_EN), 0x80000000);
|
||||
|
||||
/* Tune VIH */
|
||||
pci_write_config32(dev, BH720_PROTECT,
|
||||
BH720_PROTECT_OFF | BH720_PROTECT_LOCK_OFF);
|
||||
bh720_pcr_data = pci_read_config32(dev, BH720_PCR_DrvStrength_PLL);
|
||||
bh720_pcr_data &= 0xFFFFFF00;
|
||||
/* CLK = 3 and DAT = 2 */
|
||||
bh720_pcr_data |= 0x35;
|
||||
pci_write_config32(dev, BH720_PCR_DrvStrength_PLL, bh720_pcr_data);
|
||||
pci_write_config32(dev, BH720_PROTECT,
|
||||
BH720_PROTECT_ON | BH720_PROTECT_LOCK_ON);
|
||||
}
|
||||
|
||||
|
||||
const char *smbios_mainboard_manufacturer(void)
|
||||
{
|
||||
static char oem_bin_data[11];
|
||||
static const char *manuf;
|
||||
|
||||
if (!CONFIG(USE_OEM_BIN))
|
||||
return CONFIG_MAINBOARD_SMBIOS_MANUFACTURER;
|
||||
|
||||
if (manuf)
|
||||
return manuf;
|
||||
|
||||
if (cbfs_boot_load_file("oem.bin", oem_bin_data,
|
||||
sizeof(oem_bin_data) - 1,
|
||||
CBFS_TYPE_RAW))
|
||||
manuf = &oem_bin_data[0];
|
||||
else
|
||||
manuf = CONFIG_MAINBOARD_SMBIOS_MANUFACTURER;
|
||||
|
||||
return manuf;
|
||||
}
|
Loading…
Reference in New Issue