GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

mb/google/brya/var/vell: update FW_config to sync config.star 

We have found inconsistencies in turn of FW_CONFIG settings/definitions,
so sync setting to vell config.star

BUG=b:282189358
BRANCH=firmware-brya-14505.B
TEST=emerge-brya coreboot

Change-Id: I676b719ecc711a6f59e76465a3566bf63924d90f
Signed-off-by: Shon Wang <shon.wang@quanta.corp-partner.google.com>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/75913
Reviewed-by: YH Lin <yueherngl@google.com>
Reviewed-by: Derek Huang <derekhuang@google.com>
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
This commit is contained in:
Shon Wang 2023-06-19 13:30:32 +08:00 committed by Felix Held
parent 249aede238
commit 4326128fd3
1 changed files with 16 additions and 28 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

40
src/mainboard/google/brya/variants/vell/overridetree.cb
View File

@ -1,24 +1,19 @@
fw_config
field DB_SD 0 1
option SD_ABSENT 0
option SD_GL9750 1
field DB_CELLULAR 0 0
option DB_CELLULAR_ABSENT 0
option DB_CELLULAR_PCIE 1
end
field KB_BL 2 2
option KB_BL_ABSENT 0
option KB_BL_PRESENT 1
field KB_COLOR 1 1
option KB_COLOR_WHITE 0
option KB_COLOR_BLUE 1
end
field AUDIO 3 5
option AUDIO_UNKNOWN 0
option MAX98360_ALC5682I_I2S 1
option MAX98360_ALC5682IVS_I2S 2
field NAND 2 2
option NAND_MICRON 0
option NAND_KIOXIA 1
end
field DB_LTE 6 7
option LTE_ABSENT 0
option LTE_USB 1
end
field EPS 10 10
option PRIVACY_SCREEN_ABSENT 0
option PRIVACY_SCREEN 1
field WIFI_SAR_ID 30 31
option WIFI_SAR_ID_0 0
option WIFI_SAR_ID_1 1
end
end
chip soc/intel/alderlake
@ -97,16 +92,9 @@ chip soc/intel/alderlake
device ref igpu on
chip drivers/gfx/generic
register "device_count" = "1"
# DDIA for eDP
register "device[0].name" = ""LCD""
# Use ChromeOS privacy screen _HID
register "device[0].hid" = ""GOOG0010""
# Internal panel on the first port of the graphics chip
register "device[0].addr" = "0x80010400"
register "device[0].privacy.enabled" = "1"
register "device[0].privacy.gpio" = "ACPI_GPIO_OUTPUT_ACTIVE_HIGH(GPP_H21)"
device generic 0 on
probe EPS PRIVACY_SCREEN
end
device generic 0 on end
end
end # Integrated Graphics Device
device ref dtt on