GNUBoot
/
coreboot-kgpe-d16
2
0
Fork 0
Code Issues Pull Requests Packages Projects Releases Wiki Activity

sb/intel/bd82x6x: Use system_reset() 

Use already defined system_reset() function.

Change-Id: I6e5aff96e06830931acf700593d3e1689857efdc
Signed-off-by: Elyes HAOUAS <ehaouas@noos.fr>
Reviewed-on: https://review.coreboot.org/c/coreboot/+/32497
Tested-by: build bot (Jenkins) <no-reply@coreboot.org>
Reviewed-by: Patrick Rudolph <siro@das-labor.org>
Reviewed-by: Paul Menzel <paulepanter@users.sourceforge.net>
This commit is contained in:
Elyes HAOUAS 2019-04-28 18:17:17 +02:00 committed by Nico Huber
parent 5db9871a5e
commit 46c5807d29
1 changed files with 2 additions and 2 deletions
Show Stats Download Patch File Download Diff File Expand all files Collapse all files

4
src/southbridge/intel/bd82x6x/early_me.c
View File

@ -16,6 +16,7 @@
#include <arch/io.h> #include <arch/io.h>
#include <device/pci_ops.h> #include <device/pci_ops.h>
#include <cf9_reset.h>
#include <console/console.h> #include <console/console.h>
#include <delay.h> #include <delay.h>
#include <device/pci_def.h> #include <device/pci_def.h>
@ -179,8 +180,7 @@ int intel_early_me_init_done(u8 status)
reg16 = pci_read_config16(PCI_DEV(0, 31, 0), 0xa2) & ~0x80; reg16 = pci_read_config16(PCI_DEV(0, 31, 0), 0xa2) & ~0x80;
pci_write_config16(PCI_DEV(0, 31, 0), 0xa2, reg16); pci_write_config16(PCI_DEV(0, 31, 0), 0xa2, reg16);
set_global_reset(0); set_global_reset(0);
outb(0x6, 0xcf9); system_reset();
halt();
} }
if (((me_fws2 & 0x10) == 0x10) && (me_fws2 & 0x80) == 0x00) { if (((me_fws2 & 0x10) == 0x10) && (me_fws2 & 0x80) == 0x00) {